

ATS 2014 Advance Program

Nov. 16

- **8:30am – 12:00pm**
Tutorial I: Test, Diagnosis, and Root-Cause Identification of Failures for Boards and Systems
Prof. Krishnendu Chakrabarty, Duke University
- **2:00pm-6:00pm**
Tutorial II: Statistical Adaptive Test Methods Targeting 'Zero Defect' IC Quality and Reliability
Prof. Adit D. Singh, Auburn University

Nov. 17

- **8:30am – 9:00am**
Opening Session
- **9:00am – 10:00am**
Keynote: Improving Design, Manufacturing, and Even Test through Test-Data Mining
Prof. Shawn Blanton, Carnegie Mellon University
- **10:00am – 10:30am** **Coffee break**
- **10:30am – 11:15am**
Invited talk I: Transformation of DFT: From Load Board to Dashboard
Mr. Greg Aldrich, Marketing Director at Mentor Graphics
- **11:15am – 12:00pm**
Invited talk II: The Characterization Challenges in Modeling Semi-Floating Gate Transistors
Prof. David Wei Zhang, Fudan University
- **12:00pm – 1:30pm** **Lunch**
- **1:30pm – 2:45pm** **Session 1A/1B/1C**

Session 1A: 3D Testing

Session Chair: Li Jiang, Shanghai Jiao Tong University

- **BIST-Assisted Tuning Scheme for Minimizing IO-Channel Power of TSV-Based 3D DRAMs**

Yun-Chao Yu¹, Chi-Chun Yang¹, Jin-Fu Li¹, Chih-Yen Lo², Chao-Hsun Chen², Jenn-Shiang Lai², Ding-Ming Kwai², Yung-Fa Chou², and Cheng-Wen Wu³

¹Department of Electrical Engineering National Central University

²Information and Communication Research Lab. Industrial Technology Research Institute

³Department of Electrical Engineering, National Tsing Hua University

- **Dual-Speed TAM Optimization of 3D SoCs for Mid-Bond and Post-Bond Testing**

Kele Shen¹, Dong Xiang² and Zhou Jiang²

¹Department of Computer Science, Tsinghua University

²School of Software, Tsinghua University

- **Optimized Pre-bond Test Methodology for Silicon Interposer Testing**

Katherine Shu-Min Li¹, Sying-Jyan Wang², Jia-Lin Wu¹, Cheng-You Ho¹, Yingchieh Ho³, Ruei-Ting Gu^{1,4}, Bo-Chuan Cheng⁴

¹Department of Computer Science, National Sun Yat-sen University, Kaohsiung, Taiwan

²Department of Computer Science, National Chung Hsing University, Taichung, Taiwan

³Department of Electrical Engineering, National Dong Hwa University, Hualien, Taiwan

⁴Advanced Semiconductor Engineering (ASE) Group, Kaohsiung, Taiwan

Session 1B: Reliability

Session Chair: Zhiyuan Wang, Huawei Crop.

- **Design of a Radiation Hardened Latch for Low-power Circuits**

Huaguo Liang¹, Zhi Wang¹, Zhengfeng Huang¹, and Aibin Yan²

¹School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, P.R. China

²School of Computer and Information, Hefei University of Technology, Hefei 230009, P.R. China

- **Optimal Redundancy Designs for CNFET-Based Circuits**

Da Cheng, Fangzhou Wang, Feng Gao, and Sandeep K. Gupta

Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA

- **A Heuristically Mechanical Model for Accurate and Fast Soft Error Analysis**

Jiajia Jiao, Yuzhuo Fu

School of Micro Electronics, Shanghai Jiao Tong University, Shanghai, China

Special Session 1C: Resilient Circuit Design and Test

Moderator: Mehdi Tahoori, Karlsruhe Institute of Technology, Germany

- **Error Resilient Real-Time State Variable Systems for Signal Processing and Control**

Suvadeep Banerjee¹, A' Ivaro Go' mez-Pau², Abhijit Chatterjee¹ and Jacob A. Abraham³

¹School of Electrical and Computer Engineering, Georgia Institute of Technology

²Universitat Politècnica de Catalunya, Barcelona, Spain

³Electrical and Computer Engineering, University of Texas at Austin

- **Variability and Soft-Error Resilience in Dependable VLSI Platform**

Yukio Mitsuyama¹, and Hidetoshi Onodera²,

¹Kochi University of Technology, ² Kyoto University

- **Adaptive Mitigation of Parameter Variations**

Farshad Firouzi¹, Fangming Ye², Saman Kiamehr¹, Krishnendu Chakrabarty², and Mehdi B. Tahoori¹

¹Karlsruhe Institute of Technology, Germany

²Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA

- **2:45pm – 3:15pm Coffee break**
- **3:15pm – 4:30pm Session 2A/2B/2C**

Session 2A: Testing of Emerging Technologies

Session Chair: Sandeep Gupta, Univ. of Southern California

- **Reliability-Driven Pipelined Scan-Like Testing of Digital Microfluidic Biochips**

Zipeng Li¹, Trung Anh Dinh², Tsung-Yi Ho³, Krishnendu Chakrabarty¹

¹Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA

²Graduate School of Information Science and Engineering, Ritsumeikan University, Shiga, Japan

³Computer Science Department, National Chiao Tung University, Hsinchu, Taiwan

- **A Cost-Effective Stimulus Generator for Battery Channel Characterization in Electric Vehicles**

Shao-Feng Hung, Long-Yi Lin, and Hao-Chiao Hong

Department of Electrical and Computer Engineering, National Chiao Tung University, Hsinchu, Taiwan

- **Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference Method**

Bappaditya Mondal¹, Dipak Kumar Kole¹, Debesh Kumar Das² and Hafizur Rahaman¹

¹Department of Information Technology, Indian Institute of Engineering Science and Technology, Shibpur, India

²Department of Computer Science and Engineering, Jadavpur University, Kolkata, India

Session 2B: SoC Testing

Session Chair: Yu Huang, Mentor Graphics

- **High-Speed Serial Embedded Deterministic Test for System-on-Chip Designs**

Maciej Trawka Grzegorz Mrugalski¹, Nilanjan Mukherjee¹, Artur Pogiel², Janusz Rajski²

Jakub Janicki³, Jerzy Tyszer³

¹Gdańsk University of Technology, 80-233 Gdańsk, Poland

²Mentor Graphics Corporation, Wilsonville, OR 97070, USA

³Poznań University of Technology, 60-965 Poznań, Poland

- **A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System**

Taewoo Han, Inhyuk Choi, Hyunggoy Oh, Sungho Kang

Department of Electrical and Electronic Engineering, Computer systems & reliable SoC Lab., Yonsei University, Seoul, Korea

- **On Covering Structural Defects in NoCs by Functional Tests**

Atefe Dalirsani, Nadereh Hatami, Michael E. Imhof, Marcus Eggenberger, Gert Schley,

Martin Radetzki, Hans-Joachim Wunderlich

Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Germany

Special Session 2C: Design, Verification and Application of IEEE 1687

Moderator: Erik Larsson, Lund University, Sweden

- **Design, Verification and Application of IEEE 1687**

Farrokh Ghani Zadegan¹, Erik Larsson¹, Artur Jutman², Sergei Devadze², René Krenz-Baath³

¹Lund University, Lund, Sweden

²Testonica Lab, Tallinn, Estonia

³Hochschule Hamm-Lippstadt, Hamm, Germany

- **4:30pm – 5:00pm Coffee break**

- **5:00pm – 6:40pm Session 3A/3B/3C**

Session 3A: Post-Silicon Validation

Session Chair: Michael Hsiao, Virginia Tech.

- **Silicon Evaluation of Cell-Aware ATPG Tests and Small Delay Tests**

Fan Yang¹, Sreejit Chakravarty¹, Arun Gunda¹, Nicole Wu² and Jianyu Ning²

¹Avago Technologies, San Jose, CA, USA

²Avago Technologies, Shanghai, China

- **On Supporting Sequential Constraints for On-Chip Generation of Post-Silicon Validation Stimuli**

Xiaobing Shi and Nicola Nicolici

Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada

- **Predicting IC Defect Level using Diagnosis**

Cheng Xue and R.D. (Shawn) Blanton

ECE Department, Carnegie Mellon University, Pittsburgh, PA, USA

Session 3B: Testability and Test Generation

Session Chair: Hans-Joachim Wunderlich, University of Stuttgart

- **Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs**

Kun-Han Tsai

Mentor Graphics Corporation, Wilsonville, OR 97070, USA

- **Methodology for Early RTL Testability and Coverage Analysis and Its Application to Industrial Designs**

Chandan Kumar¹, Fadi Maamari¹, Kiran Vittal¹, Wilson Pradeep², Rajesh Tiwari², Srivaths Ravi²

¹*Atrenta Inc., San Jose, U.S.A*

²*Texas Instruments Inc., Bengaluru, India*

- **Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects**

Dominik Erb¹, Karsten Scheibler¹, Matthias Sauer¹, Sudhakar M. Reddy², Bernd Becker¹

¹*Chair of Computer Architecture, University of Freiburg, Germany*

²*Dept. of ECE, University of Iowa, USA*

Session 3C: TTTC's Doctoral Thesis Award: Asian Semi-Final

Session Chair: Jiun-Lang Huang, National Taiwan University

- **Researching on the critical techniques of metamorphic testing to provide more effective test oracle**

Zhan-Wei Hui,

PLA Univ. of Science and Technology

- **Yield and reliability enhancement for 3D ICs**

Li Jiang,

The Chinese University of Hong Kong

- **An analytical model driven framework for accurate and efficient soft error analysis in processors**

Jiajia Jiao,

Shanghai Jiao Tong University

- **Diagnosis techniques for identifying faults in digital VLSI system**

Subhadip Kundu,

IIT Kharagpur

- **Multiple-fault-oriented fault diagnosis for digital integrated circuits**

Jing Ye,

Institute of Computing Technology, Chinese Academy of Sciences

Nov. 18

- **9:00am – 10:15am Session 4A/4B/4C**

Session 4A: Yield Optimization of Memory

Session Chair: Jin-Fu Li, National Central University

- **Built-In Scrambling Analysis for Yield Enhancement of Embedded Memories**

Shyue-Kung Lu¹, Hao-Cheng Jheng¹, Hao-Wei Lin¹, Masaki Hashizume², and Seiji Kajihara³

¹Dept. Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan

² Institute of Technology and Science, The University of Tokushima, Tokushima, Japan

³Dept. Creative Informatics, Kyushu Institute of Technology, Kyushu, Japan

- **Intra-Channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs**

Kuan-Te Wu¹, Jin-Fu Li¹, Yun-Chao Yu¹, Chih-Sheng Hou¹, and Chi-Chun Yang¹, Ding-Ming Kwai², Yung-Fa Chou² and Chih-Yen Lo²

¹Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320

²Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 310

- **SRAM array yield Estimation under spatially-correlated process variation**

Jizhe Zhang and Sandeep Gupta

Department of Electrical Engineering, University of Southern California

Session 4B: On-Line Parameter Testing

Session Chair: Xiaoxiao Wang, Beihang University

- **Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test**

Yousuke Miyake¹, Yasuo Sato¹, Seiji Kajihara¹ and Yukiya Miura²

¹Kyushu Institute of Technology, Iizuka, Japan

²Tokyo Metropolitan University, Tokyo, Japan

- **On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs**

Shi-Yu Huang¹, Hua-Xuan Li¹, Zeng-Fu Zeng¹, Kun-Han Tsai², and Wu-Tung Cheng²

¹Electrical Engineering Department, National Tsing Hua University, Taiwan

²Silicon Test Solutions, Mentor Graphics

- **A Novel Circuit for Transition-Edge Detection: Using a Stochastic Comparator Group to Test Transition-Edge**

Takahiro J. Yamaguchi^{1,3}, James S. Tandon^{2,3}, Satoshi Komatsu^{3,4}, Kunihiro Asada³

¹Advantest Laboratories, Ltd., Sendai, Miyagi, Japan

²Microsemi, San Jose, CA, USA

³D2T, VDEC, The University of Tokyo, Tokyo, Japan

⁴School of Engineering, Tokyo Denki University, Tokyo, Japan

Session 4C: Embedded Tutorial-Hierarchical Scan

Compression 1

Yu Huang, Mentor Graphics

ZhenXin Sun, Cadence

Ang Li, Synopsys

- **10:15am – 10:45am Coffee break**
- **10:45am – 12:00pm Session 5A/5B/5C**

Session 5A: Power/Temperature-Aware Testing

Session Chair: Seiji Kajihara, Kyushu Institute of Technology

- **Low Power Test Compression with Programmable Broadcast-Based Control**

Sylwester Milewski¹, Grzegorz Mrugalski², Janusz Rajski², Jerzy Tyszer¹

¹Poznań University of Technology, 60-965 Poznań, Poland

²Mentor Graphics Corporation, Wilsonville, OR 97070, USA

- **Exploit Dynamic Voltage and Frequency Scaling for SoC Test Scheduling under Thermal Constraints**

Li Ling, Jianhui Jiang

School of Software Engineering, Tongji University, Shanghai, China

- **High Quality Testing of Grid Style Power Gating**

Vasileios Tenentes¹, Saqib Khurshed², Bashir M. Al-Hashimi¹, Shida Zhong¹, Sheng Yang¹

¹ECS, University of Southampton, UK.

²Electrical Engineering & Electronics, University of Liverpool, UK.

Session 5B: Trojan/Fault Detection with High Resolution

Session Chair: Katherine Shu-Min Li, National Sun Yat-Sen University

- **A Resizing Method to Minimize Effects of Hardware Trojans**

Byeongju Cha and Sandeep K. Gupta

Ming Hsieh Department of Electrical Engineering, University of Southern California Los Angeles, USA

- **High Resolution Pulse Propagation Driven Trojan Detection In Digital Logic: Optimization Algorithms and Infrastructure**

Sabyasachi Deyati¹, Barry John Muldrey¹, Adit Singh², Abhijit Chatterjee¹

¹Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta GA 30332, USA

²Department of Electrical Engineering, Auburn University, AL 36849, USA

- **Physically-Aware Diagnostic Resolution**

John A. Porche, R. D. (Shawn) Blanton

Dept. of ECE Carnegie Mellon University Pittsburgh, PA 15213

Session 5C: Embedded Tutorial- Hierarchical Scan

Compression 2

Yu Huang, Mentor Graphics

ZhenXin Sun, Cadence

Ang Li, Synopsys

- **12:00pm – 1:30pm Lunch**
- **1:30pm – 3:10pm Session 6A/6B/6C**

Session 6A: Analog/Memory Testing

Session Chair: Jiun-Lang Huang, National Taiwan University

- **On-chip implementation of an Integrator-Based servo-loop for ADC static linearity test**

Guillaume Renaud¹, Manuel J. Barragan¹, and Salvador Mir¹, Marc Sabut²

¹Universite Grenoble Alpes, TIMA, F-38000 Grenoble, France ´ CNRS, TIMA, F-38000 Grenoble, France

²STMicroelectronics Grenoble 12, Rue Jules Horowitz, F-38000 Grenoble, France

- **An ATE Based 32 Gbaud PAM-4 At-Speed Characterization and Testing Solution**

Jose Moreira¹, Hubert Werkmann¹, Masahiro Ishida¹, Bernhard Roth¹, Volker Filsinger², Sui-Xia Yang¹

¹Advantest

²SHF Communication Technologies

- **Testing of Non-Volatile Logic-Based System Chips**

Yong-Xiao Chen and Jin-Fu Li

Advanced Reliable Systems (ARES) Lab, Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320

- **Dual-Purpose Mixed-Level Test Generation Using Swarm Intelligence**

Kelson Gent and Michael S. Hsiao

Bradley Department of Electrical and Computer Engineering Virginia Tech, Blacksburg, VA 24061, USA

Panel Session 6B: Big Data for Test

Moderators: K.-T. Tim Cheng, University of California, Santa Barbara

Harry H. Chen, MediaTek Inc.

- **Learning from Production Test Data: Correlation Exploration and Feature Engineering**

Fan Lin, Chun-Kai Hsu, and Kwang-Ting Cheng

Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106

- **Leveraging Big Data Analytics to Drive Failure Analysis in Manufacturing Operations**

David Park,

Optimal+

- **Data Driven Design Centric Yield Learning**

John Kim,

Synopsys

- **Perspectives on Test Data Mining from Industrial Experience**

Harry H. Chen,

Design Technology Department, MediaTek Inc. Hsinchu, Taiwan

Special Session 6C: In-Field Techniques for Performance

Adaption, Test, and Power-Noise Diagnosis

Moderator: Xiaoqing Wen, Kyushu Institute of Technology, Japan

- **Opportunities and Verification Challenges of Run-time Performance Adaptation**

Masanori Hashimoto

Dept. Information Systems Engineering, Osaka University

- **An On-Chip Digital Environment Monitor for Field Test**

Seiji Kajihara, Yousuke Miyake, Yasuo Sato, Yukiya Miura(

Kyushu Institute of Technology

- **On-Chip Monitoring for In-Place Diagnosis of Undesired Power Domain Problems in IC Chips**

Makoto Nagata, Daisuke Fujimoto, Noriyuki Miura

Graduate School of System Informatics, Kobe University, Japan

- **3:30pm – 10:00pm Social Event & Banquet**

Nov. 19

- **9:00am – 10:15am Session 7A/7B/7C**

Session 7A: Timing Variation Detection

Session Chair: Shi-Yu Huang, National Tsinghua University

- **An On-Line Timing Error Detection Method for Silicon Debug**

Yun Cheng^{1,2}, Huawei Li¹, Xiaowei Li¹

¹State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China

²University of Chinese Academy of Sciences, Beijing, China

- **An All Digital Distributed Sensor Network Based Framework for Continuous Noise Monitoring and Timing Failure Analysis in SoCs**

Mehdi Sadi¹, Zoe Conroy², Bill Eklow², Matthias Kamm², Nematollah Bidokhti² and Mark (Mohammad) Tehranipoor¹

¹Dept. of Electrical & Computer Engineering, University of Connecticut, Storrs, USA

²Cisco Systems, San Jose, CA, USA

- **On-Chip Delay Sensor for Environments with large Temperature Fluctuations**

Jibing Qiu, Guihai Yan, Xiaowei Li

State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China

Session 7B: Delay Testing

Session Chair: Bernd Becker, University of Freiburg

- **Timing Evaluation Tests for Scan Enable Signals with Application to TDF Testing**

Jie Zou, Chao Han and Adit D. Singh

Department of Electrical and Computer Engineering, Auburn University, Auburn AL, 36849

- **FPGA-Based Subset Sum Delay Lines**

Chung-Yun Wang¹, Yu-Yi Chen¹, Jiun-Lang Huang¹, Xuan-Lun Huang²

¹Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University

²Industrial Technology Research Institute, Hsinchu, Taiwan

- **Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units**

Yussuf Ali¹ Yuta Yamato¹ Tomokazu Yoneda¹ Kazumi Hatayama² Michiko Inoue¹

¹ Nara Institute of Science and Technology, Nara, Japan

²Gunma University, Gunma, Japan

Special Session 7C: High Quality System Level Test and

Diagnosis

Moderator: Hans-Joachim Wunderlich, University of Stuttgart

- **High Quality System Level Test and Diagnosis**

Artur Jutman¹, Matteo Sonza Reorda², Hans-Joachim Wunderlich³

¹Testonica Lab, Tallinn, Estonia, ²Politecnico di Torino, Italy, ³University of Stuttgart, Germany

- **10:15am – 10:45am Coffee break**
- **10:45am – 12:00pm Session 8A/8B/8C**

Session 8A: Diagnosis

Session Chair: Sybille Hellebrand, University of Paderborn

- **An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults**

Cheng-Hung Wu and Kuen-Jong Lee

Dept. of EE, National Cheng Kung University, Taiwan

- **On the Generation of Diagnostic Test Set for Intra-cell Defects**

Z. Sun¹, A. Bosio¹, L. Dilillo¹, P. Girard¹, A. Virazel¹, E. Auvray²

¹LIRMM UM2-CNRS, Montpellier, France

²ST Microelectronics, Grenoble, France

- **Diagnosing Cell Internal Defects Using Analog Simulation-based Fault Models**

Huaxing Tang¹, Brady Benware¹, Michael Reese², Joseph Caroselli², Thomas Herrmann³,

Friedrich Hapke⁴, Robert Tao², Wu-Tung Cheng¹, Manish Sharma¹

¹Mentor Graphics, Wilsonville, Oregon, USA

²AMD, Inc. Austin, Texas, USA

³GLOBALFOUNDRIES, Dresden, Germany

⁴Mentor Graphics, Hamburg, Germany

Session 8B: Test Compression

Session Chair: Huaguo Liang, Hefei University of Technology

- **Improving Output Compaction Efficiency with High Observability Scan Chains**

Syng-Jyan Wang¹, Che-Wei Kao¹, Katherine Shu-Min Li²

¹Department of Computer Science and Engineering, National Chung Hsing University, Taichung, Taiwan

²Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan

- **Two-Step Dynamic Encoding for Linear Decompressors**

Emil Gizdarski

Synopsys Inc., 700 East Middlefield Road, Mountain View, CA 94043

- **A Case Study on Implementing Compressed DFT Architecture**

A. Chandra, S. Chebiyam, and R. Kapur

Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA

Special Session 8C: Hardware Security

Moderator: Yier Jin, University of Central Florida

- **Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs**

Yu Bi¹, Pierre-Emmanuel Gaillardon², X. Sharon Huz³, Michael Niemierz³, Jiann-Shiun Yuan¹, and Yier Jin¹

¹Department of Electrical Engineering and Computer Science, University of Central Florida

²Ecole Polytechnique Fédérale de Lausanne (EPFL) - Switzerland

³Department of Computer Science and Engineering, University of Notre Dame

- **Advanced Analysis of Cell Stability for Reliable SRAM PUFs**

Alison Hosey, Md. Tauhidur Rahman, Kan Xiao, Domenic Forte, and Mohammad Tehranipoor

ECE Department, University of Connecticut

- **On the Use of Scan Chain to Improve Physical Attacks**

Junfeng Fan¹, Hua Xie², Yiwei Zhang²

¹Nationz technologies and Open Security Research, Shenzhen, China

²Nationz technologies, Shenzhen, China

