ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convention Center, Niigata, Japan

Information

Latest News!!

Online Registration has been closed!

Sponsored by
IEEE Computer Society Test Technology Technical Council
Kyushu Institute of Technology

In cooperation with
The IEICE Information and Systems Society Technical Committee on Dependable Computing
Japan Science and Technology Agency

Scopes
The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP)/ 3D Test
- Software Testing / Software Design for Testing

- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

- Diagnosis and Debug
- Dependable System
- Economics of Test
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

Submissions

Regular Session:

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. **(For more details...)**

Key Dates (Regular Session)

Submission deadline: ~~**May 25, 2012 --> June 10th, 2012**~~ **--> June 15th, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

Industry Session:

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. **(For more details...)**

Key Dates (Industry Session)

Submission deadline: ~~**Jul. 5, 2012**~~ **--> Jul. 19th, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

Doctoral Thesis Award:

The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. **CFP(pdf)**

Key Dates (Doctoral Thesis Award)

Submission deadline: Sep. 5th, 2012
Notification of acceptance: Sep. 20, 2012

More Information

For general information
General Chair: Kazumi Hatayama (ats12-gc@aries30.cse.kyutech.ac.jp)

For submission related information
Program Chair: Hiroshi Takahashi (ats12-pc@aries30.cse.kyutech.ac.jp)

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convention Center, Niigata, Japan

Information

Latest News!!

Online Registration has been closed!

Sponsored by
IEEE Computer Society Test Technology Technical Council
Kyushu Institute of Technology

In cooperation with
The IEICE Information and Systems Society Technical Committee on Dependable Computing
Japan Science and Technology Agency

Scopes
The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP)/ 3D Test
- Software Testing / Software Design for Testing

- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

- Diagnosis and Debug
- Dependable System
- Economics of Test
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

Submissions

Regular Session:

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. **(For more details...)**

Key Dates (Regular Session)

Submission deadline: ~~**May 25, 2012 --> June 10th, 2012**~~ **--> June 15th, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

Industry Session:

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. **(For more details...)**

Key Dates (Industry Session)

Submission deadline: ~~**Jul. 5, 2012**~~ **--> Jul. 19th, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

Doctoral Thesis Award:

The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. **CFP(pdf)**

Key Dates (Doctoral Thesis Award)

Submission deadline: Sep. 5th, 2012
Notification of acceptance: Sep. 20, 2012

More Information

For general information
General Chair: Kazumi Hatayama (ats12-gc@aries30.cse.kyutech.ac.jp)

For submission related information
Program Chair: Hiroshi Takahashi (ats12-pc@aries30.cse.kyutech.ac.jp)

Registration Application Procedures

Registration Fee

Category	Early Registration (on and before October 18, 2012)	Late Registration (on and after October 19, 2012)
Symposium (Members)	JPY 45,000	JPY 54,000
Symposium (Non-members)	JPY 57,000	JPY 69,000
Symposium (Student/Life/Retired members)	JPY 11,000	JPY 13,000
Symposium (Student non-members)	JPY 14,000	JPY 17,000
Symposium 1st-day-only [Nov.20] (Members)	JPY 27,000	JPY 27,000
Symposium 1st-day-only [Nov.20] (Non-members)	JPY 34,000	JPY 34,000
Tutorial Full Day (Members)	JPY 23,000	JPY 30,000
Tutorial Full Day (Non-members)	JPY 32,000	JPY 42,000
Tutorial Full Day Ohters (Students/Life/Retired)	JPY 13,000	JPY 17,000
Tutorial Half Day (Members)	JPY 14,000	JPY 18,000
Tutorial Half Day (Non-members)	JPY 18,000	JPY 25,000
Tutorial Half Day Others (Students/Life/Retired)	JPY 9,000	JPY 11,000

*Extra social event tickets JPY10,000

Registration fee includes:

Symposium (Members)	proceedings social event (reception on Nov.19, tour, banquet on Nov.21)
Symposium (Non-members)	proceedings social event (reception on Nov.19, tour, banquet on Nov.21)
Symposium (Student/Life/Retired members)	proceedings
Symposium (Student non-members)	proceedings
Symposium 1st-day-only [Nov.20] (Members)	proceedings reception on Nov. 19
Symposium 1st-day-only [Nov.20] (Non-members)	proceedings reception on Nov. 19

*IEEE member rate is also applied for IEICE members.
*Registration fee for IEEE member and Non-member includes social event tickets.
*Student/Life/Retired member fees do not include the social event (the reception, the tour and the banquet).
*At least one author must register with the paper reference number by September 7.
*Participant lists including name, affiliation, and country will be distributed to attendees.
*If you need to cancel or edit, please contact westec_op13@west.jtb.jp

*Only be issued a receipt in full amount of registration (Include:social event ticket, extra ticket)
If you need a receipt of hotel, please contact westec_op13@west.jtb.jp
*If you need change of item about receipt, Please contact westec_op13@west.jtb.jp
*We will pass ireceipt at the venue on the day.

For domestic participants:
日本の方はお支払いの際、銀行振込にて御願いいたします。
会議の運営経費削減にご協力ください。

Registration Procedure

Please complete your registration by logging-in to your "My Page".
If you have not yet registered your personal information, please first complete the required items on the ID Application page in order to obtain a log-in ID and Password.

Payment Procedure

After you complete your reservation, please click the "Full Payment" button displayed on the Payment Status page.
Credit Card payment, Convenience Store payment, Pay-easy are acceptable for the Symposium. In order to make your reservation, a full deposit will be necessary. Payment must be made latest on or before 5 November, 2012.

[How to pay by credit card]
The credit cards listed below can be used to make payments.

Visa, MasterCard®, JCB, AMEX, Dinners Club

1. For VISA, Master Card®, and JCB cardholders

This system supports 3-D Secure for certain cardholders in order to provide a more secure online payment experience.

What is 3-D Secure?
This system adds an authentication step to the online payment process by requiring the user to enter a previously registered password on an authentication screen provided by the credit card issuer. International credit card brands VISA, MasterCard®, and JCB recommend that merchants make use of this system.

Credit card issuers use different names to refer to their implementation of 3-D Secure, including Verified by VISA (used by VISA), MasterCard® SecureCode™ (MasterCard®), and J/Secure™ (JCB).

*Some issuers allow cardholders to use the same password they have been assigned for accessing their monthly statements online or having them sent by email. If this password is not entered, or if an incorrect password is entered, the online transaction will not be completed.

*If you forget your password or experience other authentication-related issues, please contact your credit card issuer. (For more information, see your credit card issuer's website.)

*In terms of the actual payment process, once you have entered your card information (issuer, card number, expiration date, and cardholder name), click the "Next" button to proceed to the credit card issuer's authentication screen.

2. For AMERICAN EXPRESS (AMEX) and Diners Club International cardholders

Card number, expiration date and security code will be required for the payment.

*The security code is the last 3 digits of the number printed above the card holder signature area on the back of the card.

*For American Express cards, this is the 4 digits number stamped above the card number on the front of the card.

For more details on the credit card payment, please refer to *About Payment* on My Page.

For domestic participants:
日本の方はお支払いの際、銀行振込にて御願いいたします。
会議の運営経費削減にご協力ください。

*銀行振込で手順がご不明な場合は、JTBまでご連絡をお願い致します。(westec_op13@west.jtb.jp)
お振込先情報をお送りさせていただきます。
*銀行振込の際のお振込手数料はご参加者様負担となりますので、予めご了承お願いいたします。
*銀行振り込みの送金の期限は、10月25日までです。参加登録後、1週間以内にお振込お願い致します。
*Early Registration期間中にお振込が確認できない場合は、Late Registrationの料金が適用されますので、ご注意ください。
*WEB上での事前参加受付けの終了後は、当日現金にてお支払いただきます。

Confirmation

Your registration will be completed upon receipt of your on-line registration information and payment.
A "Confirmation sheet" button will be displayed when you complete your registration.
Please print out your confirmation slip by clicking the "Confirmation sheet" button and bring it with you to the On-site Registration Desk.

Cancellation

*In case of cancellation, your registration fee will be refunded after deducting the cancellation fees as shown below.
*Please note all refunds will be made after the the Conference/the Symposium.

Cancellation Fee	
On or Before October 18	JPY 5,000
On or After October 19	100% of the registration fee/No refund

If you wish to cancel your registration, please contact westec_op13@west.jtb.jp.

Deadline for Registration

The deadline for online registration is
23:59 of November 5, 2012, Japan Standard Time (GMT+9)

Inquiries for Registration

Please send us your inquiries by logging-in to your "My Page" and clicking on the "Inquiry" button.

JTB Western Japan Corp.,
MICE Center
IEEE Asian Test Symposium 2012

TEL: +81-6-6252-2861
FAX: +81-6-6252-2862
E-mail: westec_op13@west.jtb.jp
Office hours: 9:30-17:30 (weekdays only)

Close

Accommodations Application Procedures

General Information

JTB Western Japan Corp. (JTB) has been appointed as an official travel agent for the Conference and will handle hotel accommodations.
Hotel assignment will be made on a first-come, first-served basis.
*Please check the hotel list for details of accommodations.
*Rates are valid for the stay from November 18, 19, 20, 21, 22, to 23 2012
*The hotel rates are per person, per night, including service charge and consumption tax with Breakfast.
*All guests are required to make own arrangements to the hotel from airports or railway stations.
*Minimum number required is 1 person.

HOTEL MAP

Hotel Information

*Please click on each hotel name to confirm hotel information.
*You can check hotel fees of each day or room type by clicking on "Room Rate".

Hotel Name	Room Type, Number of Person(s), etc.	Room Rate
1.Hotel Nikko Niigata	Single room 1 person(s) with breakfast	JPY10,500 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY9,500 to JPY15,500 Room Rate
2.ANA Crowne Plaza Hotel Niigata	Single room 1 person(s) with breakfast	JPY12,050 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY9,975 to JPY14,700 Room Rate
3.Niigata Tokyu Inn	Single room 1 person(s) with breakfast	JPY7,900 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,900 to JPY10,400 Room Rate
4.Niigata Daiichi Hotel	Single room 1 person(s) with breakfast	JPY6,850 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,450 to JPY9,050 Room Rate
5.Niigata Station Hotel	Single room 1 person(s) with breakfast	JPY6,800 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,275 to JPY7,850 Room Rate

Reservation Procedure

Please complete your reservation by logging-in to your "My Page".
*If you have not yet registered your personal information, please first complete the required items on the ID Application page in order to obtain a log-in ID and Password.

Payment Procedure

After you complete your reservation, please click the "Full Payment" button displayed on the Payment Status page.
Credit Card payment, Convenience Store payment, Pay-easy are acceptable for the Symposium. In order to make your reservation, a full deposit

will be necessary. Payment must be made latest on or before 5 November, 2012.

[How to pay by credit card]
The credit cards listed below can be used to make payments.

Visa, MasterCard®, JCB, AMEX, Dinners Club

1. For VISA, Master Card®, and JCB cardholders

This system supports 3-D Secure for certain cardholders in order to provide a more secure online payment experience.

What is 3-D Secure?
This system adds an authentication step to the online payment process by requiring the user to enter a previously registered password on an authentication screen provided by the credit card issuer. International credit card brands VISA, MasterCard®, and JCB recommend that merchants make use of this system.

Credit card issuers use different names to refer to their implementation of 3-D Secure, including Verified by VISA (used by VISA), MasterCard® SecureCode™ (MasterCard®), and J/Secure™ (JCB).

*Some issuers allow cardholders to use the same password they have been assigned for accessing their monthly statements online or having them sent by email. If this password is not entered, or if an incorrect password is entered, the online transaction will not be completed.

*If you forget your password or experience other authentication-related issues, please contact your credit card issuer. (For more information, see your credit card issuer's website.)

*In terms of the actual payment process, once you have entered your card information (issuer, card number, expiration date, and cardholder name), click the "Next" button to proceed to the credit card issuer's authentication screen.

2. For AMERICAN EXPRESS (AMEX) and Diners Club International cardholders

Card number, expiration date and security code will be required for the payment.

*The security code is the last 3 digits of the number printed above the card holder signature area on the back of the card.

*For American Express cards, this is the 4 digits number stamped above the card number on the front of the card.

For more details on the credit card payment, please refer to *About Payment* on My Page.

*If you would like to pay by bank transfer, please contact westec_op13@west.jtb.jp
*In case of bank transfer, a remittance fee will be added to your remittance form.
*If you need change of item about receipt, Please contact westec_op13@west.jtb.jp

Confirmation

The Confirmation button will be displayed when you complete your reservation. Please print your confirmation slip by clicking the Confirmation button and bring it with you to the reception desk upon checking-in at the hotel.

Cancellation / Revision

*In case of cancellation, your deposit will be refunded after deducting the cancellation fees as follows.
*Please revise and/or cancel your reservation by logging-in to your "My Page".
*Cancellation fee when notice is given

8 days or more days prior to the first night of stay・・・0% of daily room rate
2 to 7 days before the first night of stay・・・・20% of daily room rate
1 day before the first night of stay・・・・40% of daily room rate
The first night of stay if notice given before noon(Japan Time) on check-in day・・・50% of daily room rate

The first night of stay if no notice given・・・100% of daily room rate

Deadline for Accommodations

The deadline for Reservations on this site is
23:59 of November 5, 2012 Japan Standard Time (GMT+9)
(Please note that reservations will also be closed when all the accommodations have become full.)

Inquiries for Accommodations

Please send us your inquiries by logging-in to your "My Page" and clicking on the "Inquiry" button.

JTB Western Japan Corp.,
MICE Center
IEEE Asian Test Symposium 2012

TEL: +81-6-6252-2861
FAX: +81-6-6252-2862
E-mail: westec_op13@west.jtb.jp
Office hours: 9:30-17:30 (weekdays only)

閉じる

v.9.31
ServerName:JW001

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

ATS'12 at a Glance

		Room 302 A/B	Room 301 A	Room 301 B
Nov.19 (Mon.)	9:15-12:15	Tutorial 1 (Room 301 B)		
	12:15-13:45	Lunch Time		
	13:45-16:45	Tutorial 2 (Room 301 B)		
	18:00-	Welcome Reception (Hotel Nikko Niigata 4F)		
Nov.20 (Tue.)	9:30-10:40	Plenary Session 1 (Marine Hall)		
	10:40-11:00	Coffee Break		
	11:00-12:20	Plenary Session 2 (Marine Hall)		
	12:20-13:40	Lunch Time		
	13:40-15:20	3A Industry Session **13:40-14:40 Oral @ 302A/B 14:40-15:40 Poster@ Foyer**	3B Diagnosis and Debug	3C System-in-Package (SiP)/3D IC Test
	15:20-15:40	Coffee Break		
	15:40-17:20	4A (Special Session 1) Quantum Informatics	4B (Special Session 2) Dependable VLSI	4C Test Compaction/Test Quality
	9:15-10:30	5A Temperature / Power-Aware Test I	5B Dependable Systems/Memory Test	5C Design Verification and Validation/Software Design for Testing
	10:30-10:50	Coffee Break		
	10:50-12:30	6A Temperature / Power-Aware Test II	6B Analog Test and High-Speed I/O Test I	6C Board and System Test

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

Nov.21 (Wed.)				
	12:30-13:30	Lunch Time		
	13:30-15:10	7A(Special Session 3) Power-Aware Testing: Present and Future	7B(Special Session 4) Post-Silicon Measurements and Tests /Analog Test and High-Speed I/O Test II	7C Panel: Boad / System Test
	15:20-22:00	Social Program		
Nov.22 (Thu)	9:15-10:30	8A Embedded Tutorial Yield Analysis	8B Built-In Test and Built-In Characterization Technique	8C ATPG
	10:30-10:50	Coffee Break		
	10:50-12:05	9A Yield Analysis and Enhancement	9B DFT/On-Line Test	9C Delay and Performance Test

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

ATS'12 Advance Program

Jump to November 19th, 20th, 21st, 22nd

Nov. 19th, 2012

9:15-12:15 Tutorial 1
Beyond DFT: The Convergence of DFM, Variability, Yield, Diagnosis and Reliability
S. Venkataraman (Intel), R. Aitken (ARM)

13:45-16:45 Tutorial 2
Power-Aware Testing and Test Strategies for Low Power Devices
P. Girard (LIRMM), N. Nicolici (McMaster Univ.), X. Wen (Kyushu Inst. Tech.)

Nov. 20th, 2012

9:30-10:40 Plenary Session 1
Keynote Address I:
On-Chip Sensors to Support Parametric Test and Diagnosis
J. A. Abraham (Univ. Texas)

Keynote Address II:
VLSI Design and Testing for Enhanced Systems Dependability
S. Asai (CREST and Rigaku Corp.)

11:00-12:20 Plenary Session 2
Invited Talk I:
3-D Integration Technology and Future Trend
M. Koyanagi (Tohoku Univ.)

Invited Talk II:
Next-Generation Testing: Towards a New Level of Abstraction
P. Wohl (Synopsys)

13:40-15:40 Session 3A (Industry Session)
13:40-14:40 Oral Presentation
14:40-15:40 Poster Presentation

An Effective At-speed Scan Testing Approach Using Multiple-Timing Clock Waveforms
H. Iwata, Y. Maeda, J. Matsushima, M. Takakura (Renesas)

LBIST/ATPG technologies used for on-demand digital logic testing in Automotive Circuits

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

D. Meehl, B. Petrakis, P. Zhang (Cadence)

Portable/Desktop Testing Solution for Engineering with Cloud
N. Takahashi, T. Watanabe, T. Suzuki, M. Kimura (Advantest)

Characteristics Variability Evaluation of Actual LSI Transistors with Nanoprobing
M. Fukui, Y. Nara, J. Fuse (Hitach High-Tech.)

F-matrix (ABCD-matrix) Circuit Simulation Built in IC Test Program
H. Okawara (Advantest)

Addressing Test Challenges in Advanced Technology Nodes
Y. Zorian (Synopsys)

13:40-15:20 Session 3B Diagnosis and Debug

Chair: H. -J Wunderlich (Univ. Stuttgart)

Diagnosis of Cell Internal Defects With Multi-Cycle Test Patterns
X. Fan (Univ. Iowa), M. Sharama, W. -T. Cheng (Mentor Graphics), S. M. Reddy (Univ. Iowa)

Automated Post-Silicon Debugging of Failing Speedpaths
M. Dehbashi (Univ. Bremen), G. Fey (German Aerospace Genter)

SAT-based automatic rectification and debugging of combinational circuits with LUT insertions
S. Jo, T. Matsumoto, M. Fujita (Univ. Tokyo)

A new look ahead technique for customized testing in Digital Microfluidic Biochips
P. Roy, H. Rahaman (Bengal Engineering and Science Univ.), P. Dasgupta (Indian Inst. Management)

13:40-15:20 Session 3C System-in-Package (SiP) / 3D IC Test

Chair: D. Xiang (Tsinghua Univ.)

TSV Stress-Aware ATPG for 3D Stacked ICs
S. Deutsch, K. Chakrabarty (Duke Univ.), S. Panth, S. K. Lim (Georgia Inst. Tech.)

Linear Programming Formulations for Thermal-Aware Test-Scheduling of 3D-Stacked Integrated Circuits
S. K. Millican, K. K. Saluja (Univ. Wisconsin)

Programmable Leakage Test and Binning for TSVs
Y. -H. Lin, S. -Y. Huang (National Tsing Hua Univ.), K. -H. Tsai, W. -T. Cheng (Mentor Graphics)

15:40-17:20 Session 4A (Special Session 1) Quantum Informatics: Classical Circuit Synthesis, Resource Optimisation and Benchmarking

Organizer: Ilia Polian (Univ. Passau)

Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits
R. V. Meter (Keio Univ.)

Programming a Topological Quantum Computer
S. Devitt, K. Nemoto (National Inst. Info.)

An Optimization Problem for Topological Quantum Computation
S. Yamashita (Ritsumeikan Univ.)

Classical challenge problems to realise a surface code quantum computer
A. Fowler (Univ. Melbourne)

15:40-17:20 Session 4B (Special Session 2) Dependable VLSI

Organizer: X. Gu (Huawei Tech.)

Soft Error Issues with Scaling Technologies
S. Baeg, J. Bae, S. Lee, C. S. Lim, S. H. Jeon, H. Lee (Hanyang Univ.)

In-field Testing of NAND Flash Storage: Why and How?
Y. Hu (ICT/CAS), X. Gu (Huawei Tech.), X. Li (ICT/CAS)

A Few Design Techniques for "Dependability" of an SOC
J. Qian (AMD)

Accessing Embedded DfT Instruments with IEEE P1687

E. Larsson (Lund Univ.), F. G. Zadegan (Linkoping Univ.)

15:40-17:20 Session 4C Test Compaction / Test Quality

Chair: T. Hosokawa (Nihon Univ.)

Multi-Level EDT to Reduce Scan Channels in SoC Designs
G. Li, J. Qian, P. Li, G. Zuo (AMD)

On Utilizing Test Cube Properties to Reduce Test Data Volume Further
X. Lin, J. Rajski (Mentor Graphics)

Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage
M. Arai, Y. Shimizu, K. Iwasaki (Tokyo Metropolitan Univ.)

Tailoring Tests for Functional Binning of Integrated Circuits
S. Sindia, V. D. Agrawal (Auburn Univ.)

Nov. 21st, 2012

9:15-10:30 Session 5A Temperature / Power-Aware Test I

Chair: M. Yoshimura (Kyushu Univ.)

A Thermal-Driven Test Application Scheme for 3-Dimensional ICs
D. Xiang, K. Shen, Y. Deng (Tsinghua Univ.)

A Transition Isolation Scan Cell Design for Low Shift and Capture Power
Y. -T. Lin, J. -L. Huang (National Taiwan Univ.), X. Wen (Kyushu Insti. Tech.)

A Probabilistic and Constraint Based Approach for Low Power Test Generation
H. Sabaghian-Bidgoli, M. Namaki-Shoushtari, Z. Navabi (Univ. Tehran)

9:15-10:30 Session 5B Dependable Systems / Memory Test

Chair: S. Gupta (Univ. Southern California)

Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection
Y. Ohkawa, Y. Miura (Tokyo Metropolitan Univ.)

Impact of Resistive-Bridge Defects in TAS-MRAM Architectures
J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri (LIRMM), G. Prenat CEA/SPINTEC), J. Alvarez-Herault, K. Mackay (CROCUS Tech.)

SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write
Y. Fang, H. Li, X. Li (ICT/CAS)

9:15-10:30 Session 5C Design Verification and Validation / Software Design for Testing

Chair: S. Fukumoto (Tokyo Metropolitan Univ.)

A Generalized Theory for Formal Assertion Coverage
S. Das (IIT Kharagpur), A. Banerjee (Indian Statistical Inst.), P. Dasgupta (IIT Kharagpur)

Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods
A. M. Gharehbaghi (JST), M. Fujita (Univ. Tokyo)

Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection
A. Krieg, J. Grinschgl, C. Steger, R. Weiss (Graz Univ.), H. Bock, J. Haid (Infineon Tech.),

10:50-12:30 Session 6A Temperature / Power-Aware Test II

Chair: H. Li (ICT/CAS)

Scan Test Power Simulation on GPGPUs
S. Holst, E. Schneider, H. -J. Wunderlich (Univ. Stuttgart)

Power Supply Noise Sensor based on Timing Uncertainty Measurements
M. Valka, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel (LIRMM), P. Debaud, S. Guilhot (ST-Ericsson)

Peak Power Estimation: a Case Study on CPU Cores
P. Bernardi, M. D. Carvalho, E. Sanchez, M. S. Reorda (Politecnico di Torino), A. Bosio, L. Dilillo, P. Girard, M. Valka (LIRMM)

Low Power BIST for Scan-Shift and Capture Power
Y. Sato, S. Wang, T. Kato, K. Miyase, S. Kajihara (Kyushu Inst. Tech.)

10:50-12:30 Session 6B Analog Test and High-Speed I/O Test I

Chair: M. Hashizume (Univ. Tokushima)

Two-Tone Signal Generation for Communication Application ADC Testing
K. Kato, F. Abe, K. Wakabayashi, C. Gao, T. Yamada, H. Kobayashi (Gunma Univ.), O. Kobayashi (STARC), K. Niitsu (Gunma Univ.)

A New Procedure for Measuring High-Accuracy Probability Density Functions
T. J. Yamaguchi (Advantest), K. Asada (Univ. Tokyo), K. Niitsu (Gunma Univ.), M. Abbas, S. Komatsu (Univ. Tokyo), H. Kobayashi (Gunma Univ.), J. A. Moreira (Advantest)

Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket
J. Moreira (Advantest)

Spectral Estimation Based Acquisition of Incoherently Under-Sampled Periodic Signals : Application to Bandwidth Interleaving
D. Bhatta, N. Tzou (Georgia Inst. Tech.), H. Choi (Samsung), A. Chatterjee (Georgia Inst. Tech.)

10:50-12:30 Session 6C Board and System Test

Chair: K. -J. Lee (National Cheng Kung Univ.)

Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines
F. Ye (Duke Univ.), Z. Zhang (Huawei Tech.), K. Chakrabarty (Duke Univ.), X. Gu (Huawei Tech.)

Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees
F. Ye (Duke Univ.), Z. Zhang (Huawei Tech.), K. Chakrabarty (Duke Univ.), X. Gu (Huawei Tech.)

Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs
A. Cook, D. Ull, M. Elm, H. -J. Wunderlich (Univ. Stuttgart), H. Randoll, S. Dohren (Bosch)

13:30-15:10 Section 7A (Special Session 3)
Power-Aware Testing: Present and Future

Organizer: X. Wen (Kyushu Inst. Tech.)
Moderator: S.M. Reddy (Univ. Iowa)

Why and How Controlling Power Consumption During Test: A Survey
A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel (LIRMM)

PowerMAX: Fast Power Analysis during Test
W. Zhao, M. Tehranipoor (Univ. Connecticut)

Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation
P. Varma (Apache Design)

Power-Supply Droop and Its Impacts on Structural At-Speed Testing
X. Lin (Mentor Graphics)

13:30-15:10 Section 7B
Special Session 4: Post-Silicon Measurements and Tests
Regular Session: Analog Test and High Speed I/O Test II

Organizer: T. J. Yamaguchi (Advantest)

(Special Session)
A Test Screening Method for 28nm HK/MG Single-port and Dual-port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues
K. Nii, Y. Tsukamoto, Y. Ishii, M. Yabuuchi, H. Fujiwara, K. Okamoto (Renesas)

Impact of All-Digital PLL on SoC Testing
T. Nakura, T. Iizuka, K. Asada (Univ. Tokyo)

(Regular Session)
Post-Silicon Jitter Measurements
K. Niitsu (Gunma Univ.), T. J. Yamaguchi, M. Ishida (Advantest), H. Kobayashi (Gunma Univ.)

An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System

J. Moreira, B. Roth, C. McCowan (Advantest)

13:30-15:10 Section 7C Panel: Board / System Test
Is Componet Interconnection Test Enough for Board or System Test?
Panel Moderator: E. Larsson, (Lund Univ.)

Panelists:
X. Gu, (Huawei Tech.)
S. Kameyama, (Fujitsu)
M. Keim, (Mentor Graphics)
J. Qian, (AMD)
K. Chakrabarty, (Duke Univ.)

15:20 Social Program

Nov. 22nd, 2012

9:15-10:30 Session 8A Embedded Tutorial: Yield Analysis
Diagnosis for Accelerating Yield and Failure
Chair: K. S. -M. Li (National Sun Yat-sen Univ.)

W. -T. Cheng (Mentor Graphics), F. -M. Kuo (TSMC)

9:15-10:30 Session 8B Built-In Test and Built-In Characterization Technique
Chair: X. Li (ICT/CAS)

A Scan-Out Power Reduction Method for Multi-Cycle BIST
S. Wang, Y. Sato, K. Miyase, S. Kajihara (Kyushu Inst. Tech.)

A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume
W. -C. Lien, K. -J. Lee (National Cheng Kung Univ.), T. -Y. Hsieh (National Sun Yat-sen Univ.)

A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC
Y.-H. Chou, J. -L. Huang, X. -L. Huang (National Taiwan Univ.)

9:15-10:30 Session 8C ATPG
Chair: Y. Higami (Ehime Univ.)

Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization
S. Eggersgluess (Univ. Bremen), M. Yilmaz (NVIDIA), K. Chakrabarty (Duke Univ.)

Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment
S. Zeidler, C. Wolf, M. Krstic, R. Kraemer (IHP)

Reduced-Complexity Transition-Fault Test Generation for Non-Scan Circuits through High-level Mutant Injection
V. Guarnieri, F. Fummi (Univ. Verona), K. Chakrabarty (Duke Univ.)

10:50-12:05 Session 9A Yield Analysis and Enhancement
Chair: S. -Y. Huang (National Tsing Hua Univ.)

Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs
S. -K. Lu, T. -L. Li (National Taiwan Univ.), P. Ning (Nanya Tech.)

A Hybrid Flow for Memory Failure Bitmap Classification
J. Li (Tsinghua Univ.), Y. Huang, W. -T. Cheng, C. Schuermyer (Mentor Graphics), D. Xiang (Tsinghua Univ.), E. Faehn (STMicroelectronics), R. Farrugia (STEricsson)

Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data
J. -H. Kuo, T. -S. Hsu, J. -J. Liou (National Tsing Hua Univ.)

10:50-12:05 Session 9B DFT / On-Line Test
Chair: P. Bernardi (Politecnico di Torino)

NoC Dynamically Reconfigurable as TAM
T. Sbiai, K. Namba (Chiba Univ.)

On-line Error Detection in Digital Microfluidic Biochips
D. Mitra (National Institute of Technology), S. Ghoshal, H. Rahaman (Bengal Engineering & Science Univ.), K. Chakrabarty (Duke Univ.), B. B. Bhattacharya (Indian Statistical Inst.)

Automatic Test Program Generation for Out-of-Order Superscalar Processors
Y. Zhang, A. Rezine, P. Eles, Z. Peng (Linkoping Univ.)

10:50-12:05 Session 9C Delay and Performance Test

Chair: Y. Sato (Kyushu Inst. Tech.)

Variation-Aware Fault Grading
A. Czutro (Univ. Freiburg), M. E. Imhot (Univ. Stuttgart), J. Jiang (Univ. Passau), A. Mumtaz (Univ. Stuttgart), M. Sauer, B. Becker (Univ. Freiburg), I. Polian (Univ. Passau), H. -J. Wunderlich (Univ. Stuttgart)

On-chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation
I. A. K. M. Mahfuzul, H. Onodera (Kyoto Univ.)

Efficient Trojan Detection via Calibration of Process Variations
B. Cha, S. K. Gupta (Univ. Southern California)

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

Tutorial

Nov. 19th, 2012

9:15-12:15 Tutorial 1

Beyond DFT: The Convergence of DFM, Variability, Yield, Diagnosis and Reliability

S. Venkataraman (Intel), R. Aitken (ARM)

Summary:
The tutorial goal is to show how design for yield (DFY) and design for manufacturability (DFM) are tightly coupled into what we conventionally think of as test. As process geometries shrink, the line between defects and process variation blurs to the point where it is essentially non-existent. The basics of yield and what fabs do to improve defectivity and manage yield are described. DFM techniques to analyze the design content, flag areas of design that could limit yield, and make changes to improve yield are discussed. This tutorial will provide background needed for DFT practitioners to understand DFM and DFY, and see how their work relates to it. The ultimate goal is to spur attendees to conducting their own research in the area, and to apply these concepts in their jobs.

Keyworks:
Yield, Yield Modeling, Design-for-Manufacturability, Diagnosis, Design Margin, Yield Monitors, Variability and Reliability.

13:45-16:45 Tutorial 2

Power-Aware Testing and Test Strategies for Low Power Devices

P. Girard (LIRMM), N. Nicolici (McMaster Univ.), X. Wen (Kyushu Inst. Tech.)

Summary:
Managing the power consumption of circuits and systems is now considered as one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This tutorial provides knowledge in this area. It is organized into three main parts. The first one gives necessary background and discusses issues arising from excessive power dissipation during test application. The second part provides comprehensive knowledge of structural and algorithmic solutions that can be used to alleviate such problems. The last part surveys low power design techniques and shows how these low power devices can be tested safely without affecting yield and reliability. EDA solutions for considering power during test and design-for-test are also discussed in the last part of the tutorial.

Keyworks:
Power-aware Testing, Power-Constrained Testing, Low Power Design, Power Management, Test Power Issues, Design-for-Test, Scan Testing, Built-In Self-Test, Test Data Compression, ATPG

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

Visa Guide

Please check if you need an entry visa. It depends on your nationality, citizenship, etc. Please ask the nearest Japanese Embassy/Consulate (http://www.mofa.go.jp/about/emb_cons/over/index.html) or please see the web site of The Ministry of Foreign Affairs of Japan: http://www.mofa.go.jp/j_info/visit/visa/index.html. ATS'12 Organizing Committee will provide the visa letters for this international symposium.

Step 1:
Please fill this form (ATS12_visa_request_form.docx) and send us by e-mail as soon as possible.
This information is necessary to make your documents.
We will prepare the necessary documents based on your information, and send them to you.

Step 2:
Please submit the documents to the Japanese Embassy/Consulate (http://www.mofa.go.jp/about/emb_cons/over/index.html).
Then, you will receive the visa.

Notice:
1. Visa letters will be issued only to:
- Speakers / Presenters,
- Committee Members,
- Attendees who have paid their registration fee in full.
(visa application should be submitted after his/her registration and payment process have been completed)

2. If you will be accompanied, please give us the necessary information about them. In general, you can apply for visas together, but in some cases you must apply separately. Please ask the nearest Japanese Embassy/Consulate.

3. Mailing visa documents (Step 1) often takes two or three weeks, and it can take more than one month for your visa application to be processed (Step 2). So, please send the form as soon as possible.

For inquiries, please contact Registration Chair (email: ats12-visa@aries30.cse.kyutech.ac.jp).

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

Call For Papers ATS'12

The 21st Asian Test Symposium

November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan

General Chair
K. Hatayama: NAIST

General-Vice Chair
T. Inoue: Hiroshima City U

Program Chair
H. Takahashi: Ehime U

Program-Vice Chair
S. Ohtake: Oita U

Finance Chair
H. Yotsuyanagi: U Tokushima

Local Arrangement Chair
H. Yokoyama: Akita U

Registration Chair
T. Yoneda: NAIST

Publicity Chair
K. Miyase: Kyutech

Publications Chair
M. Arai: Tokyo Metropolitan U

Industry Chair
S. Hamada: Fujitsu Semiconductor
S. Komatsu: U Tokyo

Tutorial Chair
Y. Miura: Tokyo Metropolitan U

Audio Visual Chair
K. Yamazaki: Meiji U

Secretary
H. Ichihara: Hiroshima City U

North American Liaison
N. Nicolici: McMaster U

European Liaison
I. Polian: U Passau

Ex Officio
S. Kajihara: Kyutech

SCOPE

The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Diagnosis and Debug
- Dependable System
- Economics of Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP)/ 3D Test
- Software Testing / Software Design for Testing
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

SUBMISSIONS

Regular Session: The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. A submission will be considered as evidence that, upon acceptance, the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.

Industry Session: This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. Each submission should also include the complete address and designate a contact person and a presenter. Abstract submissions should be emailed to Industry Chair (ats12-industry@aries30.cse.kyutech.ac.jp).

Doctoral Thesis Award: The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. Call for paper of this award is available on the ATS2012 website (http://aries3a.cse.kyutech.ac.jp/~ats12/).

KEY DATES (Regular Session)

Submission deadline: June 15, 2012
(Submission site has been already closed.)
Notification of acceptance: Aug. 5, 2012
Camera ready manuscript: Aug. 31, 2012

KEY DATES (Industry Session)

Submission deadline: Jul. 19, 2012
Notification of acceptance: Aug. 5, 2012
Camera ready manuscript: Aug. 31, 2012

KEY DATES (Dr. Thesis Award)

Submission deadline: Aug. 20, 2012
Notification of acceptance: Sep. 20, 2012



SPONSORED BY

IEEE Computer Society
Test Technology Technical Council
and Kyushu Institute of Technology

IN COOPERATION WITH

IEICE Information and Systems Society
Technical Committee on Dependable Computing

For general information

General Chair: Kazumi Hatayama
(ats12-gc@aries30.cse.kyutech.ac.jp)

For submission related information

Program Chair: Hiroshi Takahashi
(ats12-pc@aries30.cse.kyutech.ac.jp)

ATS2012 WEBSITE http://aries3a.cse.kyutech.ac.jp/~ats12/

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

Regular Session

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, fax number, and e-mail address of the contact author. An abstract of 50 words or less and 5-10 keywords are also required. All submissions are to be made electronically through the ATS'12 website. Detailed instructions for submissions are to be found at the ATS'12 website. Electronic submissions in PDF files are strongly recommended. A submission will be considered as evidence that, upon acceptance, the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.

All submissions are to be made electronically through the WelCoMe system. Detailed instructions for submissions are to be found at the website. Electronic submissions in PDF files are strongly recommended. Please visit the following website for submissions.

http://welcome.molesystems.com/tttc/ATS/2012/

Key Dates (Regular Session)

Submission deadline: ~~**May 25, 2012**~~ ~~**--> June 10th, 2012**~~ **--> June 15th, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

Industry Session

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. Each submission should also include the complete address and designate a contact person and a presener. Abstract submissions should be emailed to Industry Chair (ats12-industry@aries30.cse.kyutech.ac.jp).

Key Dates (Industry Session)

Submission deadline: ~~**Jul. 5, 2012**~~ **--> Jul. 19, 2012**
Notification of acceptance: Aug. 5, 2012
Camera ready copy: Aug. 31, 2012

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

ATS'12

The 21st Asian Test Symposium
November 19-22, 2012,Toki Messe Niigata Convetion Center, Niigata, Japan

Organizing Committee

- General Chair
  Kazumi Hatayama, Nara Institute of Science and Technology
- General-Vice Chair
  Tomoo Inoue, Hiroshima City University
- Program Chair
  Hiroshi Takahashi, Ehime University
- Program-Vice Chair
  Satoshi Ohtake, Oita University
- Finance Chair
  Hiroyuki Yotsuyanagi, University of Tokushima
- Local Arragement Chair
  Hiroshi Yokoyama, Akita University
- Registration Chair
  Tomokazu Yoneda, Nara Institute of Science and Technology
- Publicity Chair
  Kohei Miyase, Kyushu Institute of Technology
- Publications Chair
  Masayuki Arai, Tokyo Metropolitan University
- Industry Chair
  Shuji Hamada, Fujitsu Semiconductor
  Satoshi Komatsu, University of Tokyo
- Tutorial Chair
  Yukiya Miura, Tokyo Metropolitan University

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

- Audio Visual Chair
  Koji Yamazaki, Meiji University

- Secretary
  Hideyuki Ichihara, Hiroshima City University

- North American Liaison
  Nicola Nicolici, McMaster University

- European Liaison
  Ilia Polian, University of Passau

- Ex Officio
  Seiji Kajihara, Kyushu Institute of Technology

Program Committee

- Takashi Aikyo, Semiconductor Technology Academic Research Center (STARC)
- Kenichi Anzo, Toshiba Corporation Semiconductor & Storage Company
- Davide Appello, STMicroelectronics
- Karim Arabi, Qualcomm
- Krishnendu Chakrabarty, Duke University
- Chia-Tso Chao, National Chiao Tung University
- Vivek Chickermane, Cadence Design Systems
- Debesh Kumar Das, Jadavpur University
- Serge Demidenko, RMIT University
- Jennifer Dworak, Brown University
- Stefan Eichenberger, NXP Semiconductors
- Patrick Girard, LIRMM / CNRS
- Dimitris Gizopoulos, University of Athens
- Xinli Gu, Huawei Technologies
- Said Hamdioui, Delft University of Technology
- Kiyoharu Hamaguchi, Shimane University
- Masaki Hashizume, University of Tokushima
- Yoshinobu Higami, Ehime University
- Michael S. Hsiao, Virginia Tech
- Yu Huang, Mentor Graphics
- Michiko Inoue, Nara Institute of Science and Technology
- Sungho Kang, Yonsei University
- Haruo Kobayashi, Gunma University
- Erik Larsson, Lund University
- Kuen-Jong Lee, National Cheng Kung University
- Huawei Li, Institute of Computing Technology, CAS
- Erik Jan Marinissen, IMEC

- Anzhela Matrosova, Tomsk State University
- Teresa McLaurin, ARM
- Cecilia Metra, University of Bologna
- Fidel Muradali, Texas Instruments
- Koji Nakamae, Osaka University
- Yoshiyuki Nakamura, Renesas Electronics Corporation
- Michinobu Nakao, Renesas Electronics Corporation
- Hiroyuki Nakamura, Kawasaki Microelectronics Inc.
- Kazuteru Namba, Chiba University
- Kenzo Okumura, Sharp Corp.
- Chia Yee Ooi, Universiti Teknologi Malaysia
- Alex Orailoglu, University of California, San Diego
- Adam Osseiran, Edith Cowan University
- Sule Ozev, Arizona State University
- Sungju Park, Hanyang University
- Irith Pomeranz, Purdue University
- Rajesh Raina, Freescale
- Srivaths Ravi, Texas Instruments
- Antonio Rubio, Technical University of Catalonia (UPC)
- Masaru Sanada, Kochi University of Technology
- Yasuo Sato, Kyushu Institute of Technology
- Arani Sinha, Intel
- Virendra Singh, Indian Institute of Science
- Peilin Song, IBM
- Chau-Chin Su, National Central University
- Mohammad Tehranipoor, University of Connecticut
- Tatsuhiro Tsuchiya, Osaka University
- Srikanth Venkataraman, Intel
- Andreas Veneris, University of Toronto
- Sying-Jyan Wang, National Chung-Hsing University
- Li-C. Wang, University of California, Santa Barbara
- Xiaoqing Wen, Kyushu Institute of Technology
- Peter Wohl, Synopsys
- Cheng-Wen Wu, National Tsing Hua University
- Hans-Joachim Wunderlich, Universitaet Stuttgart
- Dong Xiang, Tsinghua University
- Qiang Xu, The Chinese University of Hong Kong
- Shiyi Xu, Shanghai University
- Takahiro Yamaguchi, Advantest Laboratories Ltd.
- Masayoshi Yoshimura, Kyushu University
- Danella Zhao, Univ. of Louisiana at Lafayette

Steering Committee

- Chair

  Xiaowei Li, Chinese Academy of Sciences

- Vice-Chairs:

  Masaki Hashizume, University of Tokushima
  Kuen-Jong Lee, National Cheng Kung University

- Members:

  Bhargab Bhattacharya, Indian Statistical Institute
  Krishnendu Chakrabarty, Duke University
  Serge Demidenko, Monash University
  Hideo Fujiwara, Osaka Gakuin University
  Patrick Girard, LIRMM / CNRS
  Shi-yu Huang, National Thing-Hua University
  Tomoo Inoue, Hiroshima City University
  Seiji Kajihara, Kyushu Institute of Technology
  Virendra Singh, Indian Institute of Science
  Chau-Chin Su, National Chiao Tung University
  Hiroshi Takahashi, Ehime University
  Shiyi Xu, Shanghai University
  Dafang Zhang, Hunan University

ATS Doctoral Thesis Award

ATS

@ IEEE Asian Test Symposium 2012
Nov. 19 - 22, 2012, Niigata, Japan

tttc

Semi-Final of TTTC's E.J.McCluskey Best Doctoral Thesis Award

The Doctoral Student Contest

- The contest is held in two stages: semi-finals and finals
- Asian semi-finals 2012 are held at ATS 2012 in Niigata, Japan
- The industrial jury and the academic jury will determine the winner
- The winner will compete against other regional winners in the finals at ITC 2013
- Both the student and the advisor of the winning work will be recognized

Eligibility

- Doctoral students working on test-related topics are eligible for the Award
- An individual can only participate in the contest once in a lifetime
- Student who graduated in 2012 or will graduate in 2013 are invited
- Participation is encouraged when the thesis is close to completion.
- Submissions to multiple regional sites are prohibited

Submission Instructions

- Contestants must submit a summary of their thesis work (up to 2000 words), beginning with the title of the thesis, the student's name and affiliation, and the expected date of graduation
- One additional page is allowed for figures and references only.
- In addition, please submit an endorsement by the advisor (i.e. a statement that he/she supports the student's participation in the contest with a signature
- The above contents must be included in one PDF file. Please use your first name plus last initial to name the PDF file.
- Contestants are free to submit upto three published papers in PDF version (named: Ref1.pdf, Ref2.pdf, Ref3.pdf), referenced as supporting materials
- All submissions must email to: viren@ee.iitb.ac.in, by September 05, 2012. (Extended)

The Semifinal

- Submissions will undergo a selection process
- Selected contestants, notified by September 20, will be given a short (about 6 minutes) presentation slot in a designated technical session at ATS'12
- The winner selected by the jury will be announced in the Banquet of ATS'12

Further Information

- TTTC: **http://tab.computer.org/tttc/** -> Awards -> Doctoral Thesis ATS'12
- ATS'12: http://aries3a.cse.kyutech.ac.jp/~ats12/
- Organizer: Virendra Singh, viren@ee.iitb.ac.in

PK!　"ュ[Content_Types].xml「(ɪUヒNテ0ン#賊(qヒ!筈GィDﾃﾞｴ盈ルロﾗﾟｳロ!嚼暴"Eムホフホホnメ/カ*」5　ュ/リ8ｱ原J妣ニ>f/=

」Di

dl｀　ｵtカs"ɪ6!cKD　y尻ィDHャC_

+♪ワ　)ﾀoG」;.ュA0c挫　xュ

庄「"ｾｱ^　Z4!$ヌ「ヌ}]M1畚ゥ・@ホﾗF 肯Qh　ﾊﾊUETl

郛ｵV肘}SC<}�ャJ捲ｷ、mo㋾2�　fB附ｲｰヤ.t0tｷuPvメ楔ｻn3ﾜi+。^QlfUﾍﾁ同?

ヲコWDﾀ]9DP　ｽ　ヤ@l="wlyMｽu�V\<ｨ7@ﾓiaxヤﾐF　RXヤ#rW鉄ｱ@:>ﾀ帷　録ﾊﾒLﾌKｸ假練tｱ�珣ﾒ鵺

ZヌｳYW:｀�/PK!ｷN_rels/.rels「(健ロJA�゜aネ}7ロ

"ﾒﾙ゛H。w"�wフ、レｾｽ」ｺPロ^踝醉Oヨ寃嶽;ｱ<ッaYユﾘ嫣G゜kxmｷPYネ[嘯g

Gホ-inoヨ/<藻。<1ｵ「箋�$>"f3-」\�ｾTｺl　S書ﾌ　ｵｺｾヌ　囮ヲレY

ig�ｵヌX6_ヨ]7~

f�ﾋﾈaoﾙ.b*llニr綱),l0ﾏ%搗bャ

6瀛「ユ　_去,　　。　　珂　uZ^tﾙ「yヌｯ;!Y,}{清Φ/h>PK!6H鰭 ゼword/_rels/document.xml.rels「(ャヤへNｱ　会

@.Uｵ1]z1&ｽ*>ﾀﾃGL�originｲ;Uy{'6Pｴ

ｽ�dg~6ロ�

>チｺニq07Eヵ�ﾋへ」i,tkﾀ盈r}ｵy�ruｾｻｻS「&堯、ty

掀。　ilｱ卯[/^ｺｹ瓦ｵｴ"9

%�瓊鰔　ﾋｽMY69<孝゜メ坪ﾜPロ

H過ニ!C<oｸ　p@ﾄロuGニ,¦Jヴ�擯b竃+GCﾋ/ﾓt�i¦�<錆,_ﾄQ0EK扱O`≧觴%ッｽOBi1Lﾑ簧'ｲｷ凄,!　ッ入PK!ﾓ!ﾌッ

word/document.xml�ロn8埒_`゜ÅU^「ﾋ蕃¦H0qッ紊WIﾊHﾜロS(4

-ヌ�%商$收�咸ﾘ7Xﾌﾅ.-畿　L?@ｽツ、DΣHY%ﾋNX@wｴ$E"ﾃI　泓　ロ斬勞・jヶRBｺ9ｱヲ�wZ兗<¦ロ.!ヌユﾌｳヵ-Lｴ　;・

o;�¦<兒乳・nｺ^a:'pw鋓ｫ努�/_jNﾙZ&ﾜ弸　s癪　ｻ・fケ_ｽ拗ﾋ墓ｷﾆﾂp滿ｺ*蒜/講Zｺｷへo糧ﾄヵk趙_9ｱf3c「?鑰

ﾘqｾﾟ2　;[_ﾀ,ﾓ+�m罟m0ﾅ9}/Cヤ$暲*ﾎﾗヲヵ�.ｼa?Z　e[ンq瀚゜ｻケ~cｵ　麈�3孚$K^0ﾗｯﾁﾒ器e`゛;��ｫ'ｴ

閏,ンZﾓ'�O@ｱﾗｱ・Jeﾘk�ｽ4F.　冴ソp　zｷユ;jﾑヌGﾌﾃ莽#　ッ{ﾐｱ・　　旭n類皚ヵwﾓZヲ�31胡

ﾒﾘXｺﾒﾑｵｵヤ`ｪ'　譴ｷﾜ;ソﾐ/ヤ廁澑�ﾃﾏ儉>c0s]sﾜｮchﾞT「　窪ｮ　ワ�究t帋hx舒7X2:x{�」ﾃ乙ﾒ&

e+[wt滓/uPtﾃﾓDGｻ哂VcRvヌ7Q#4+ヌ^!ュ/ュ$Hh5l_%3�　┏UｴｻQZBvjﾜｱヲc

q`ヨｶ1ｸﾅ゜!ｸ蘋4ﾑα　」}t枕ﾜ爼Vc

ヒ　n8!~囑4X�ユjaL逸へュG�紳"vンFｮ�}「:r:2碌璽ルO�茹�止=�斫坡D#ﾞ⑧ﾑｱ桝41\ンK5ｷ診�鍔ﾜｶ>ナ、ヌフy"ｸ孜

裄Kトメ。?i+ヘDヒ{˜ソ

<?ヒD哮8ElE�ュ8Oタマ猟3aフ&チ堂。ョレ=ク:5,テF�tmC゜ �aV目DOn笑�ウ&チキ　睾ュ{,�=_閖ミ橦^2(ク

?キ:メnZj_t　ンロk擦Σ�%<!˜ヌ蚕",リア!b>イ7:ャe�)L'@魁ワ殯　ヲ33　KxD慮。P>2r　)rt4話ョ闇$ヨクA0lム紜マ"壽牾

0カ5tュ゜ヾe¦GスケZ&テ$諛0レt

ゼ4^X升!Sマスzヤhxイ冤x糸!^A+シCメr6　qマ4孜　\�夫!工ョcル¦mQ7h:店ックャ"i8tタJH}j　。アオエセhソワ」署G修汗x36ニ恊

桧N+ヘヨ`ラp=ュコ唇−ユ�ケi-ャサァ0(　竿ィ^ィJE　`]^^(K8　t;�(X慎梹ッ　キ5b\甲�祉zノレ0,　'm+　+7kキlャj-ニユ−

モQッ'賛フ槃ヒレ、�鴨eゼ**:2Z@レL#−ロカr``-g酌`YV`モ:刃JL ム cF]˜タ?　⑰Y`廛>b�ヤタヨ誧g・/?テ　」クコ'czNナ

�鋲サ1ヲSエ或�k

;ヲ→8U-」磔隱{96@」Fヤ トd>癜5マモヘ倭D�メ_ニGッWiT/鯉,禎>ソ。ェ椁ッ*'(8V)迴高]XV;$チタN$1w)1;糧t

1Gキ熕G;゜コミ,レ、サ!ア賤.44lコ7帝　*+ア�{k　;ャリ�Nホ,キヤ!　HNコ�,1�航¦ナ#b1ュ篇　¦18Aシタ2p9+;L9OKミT@NK?

@ミ桑Pヌp鬩4ャエェヤ"�h冨#ロ嚆S"tK,0ラ0=槇Fjhキテ E5ノ)ルキッi]r　^ウ/ッラ5マk'F(ナサl(ナ゜)ヤ]z鬲fウユ誧R��f6�t3　r

巳'ノヘ逾〇rG2sG�　ミケ　ィ<>ス蓋1ュPフjッ」−笛&帳n7�カ0浙−烝サ0Dg釋胱懍fEヌ

` $'磋勧嬲　イムケp.yネロ膳xuq&トネて9=+モ)yng　iゥy.ト!#醢ゥ僖�5ユB5針t�r+ネ+j姻&♂�>、ィテXlワg薄Hvマナホ届キゥ

ス09ァTM�"逡:�F�胚Wン空　pへV*ェリ　タ「@Q�/L˜　j+　俑,」ズ` #"テ　.G�s6]///

$ミZu5　d/Z　メ9ニW_ツWqクj*ユョクラjヤ<鑚py6クセy>瓦mkスルナeュ4ケ驀Z

\q]ッ諶」ンサヨ

^kリタ+HC(�。;Wチ;モ歔eへオq7wマ。オ`ヒHbCツ#ワ梶zxケ*a構r随aイD　$¦%aDd{pサヨャUウ/{&&唆;」+ゥ　X%虔�シユ卲玉

m莖t"。　j`l゜z テA薯G{)ヌaムzpワ;2 ﾚﾘfwリア'ゥ桝xマk˜ハ�`ロ　ン　琶eヨ

b鑒クサ;恂レGセ蘗ィチ?˜涛l%　HV3チゥ4.AカTy0ヲ゛JヨzEY]ンcラ�樋ハ%辭　#砥&　Td"ォZ8　C

　�エ3槭ナg　ワ8　　ゥ%R那l%C%aMXJセ捏;m資pカNニDlvヨ2uGヌt=ホKD}""' #45�コp焔?1ョ^!ト{8Oキ」P蹌z^ッ

cツkH」フaア-ャ照トャ4シ

　"ロ:チ杤Sシ ン 顔>_秋悃ヌ　d濮iャ˜E=i"sム々pD盡@tDb咾.執 曩ネL�R　7ieEX。{�fホョlィ

ン7U、ルeコ{サオ>C萬#[厶!゛07モmイ桃IR¦胥�b<ワ亨　　Isd9oY祈K}Dd?−3yヤォ7祝ル ^ 疳Vlll

<侔チ0　GN�1廖旛l6擦%Eへ�!5<GVY」lヽ}

{Bド刋エ;フヨオ/bンホ1、˜ョ7N1�靄キNYャ<m　�G,4e>F・ネュa」ユ�ウB�ノヲd゛ト6.a6vw+シq?l　dンラ勗m.8\&「ェ−ッ<南

x,y�　　L譁;　カ1v!f誌*哉ン　8,%�%ｉX執Ds濆K{=レ��QT夕リQ�.Y¦　飄N寇覦>)SG応lャヌOェV・;Nヲ榜sイba-

¦�ンt@フ/巽7ョュ�菽T¦$�<Y閻檀dチ$ヤウヲ−y、\擔ヲx戦　%d　[オVウ

@6罐 料ウG:噬9恵w@ミテ,釦スネ;アカ套゛1

ク0皇XyR("

uソVッヨ�ﾄﾟ!剃_*ニG}ツ>W淀+�d3ﾍユ%ルｵｹ　q$レｵｹ=@efnp竪Lフ N¦　V)F-_kV壜暗q2。¦=氤]　-SBwﾗnユホ手ネ仇,,ユ羽ｼｹ}ｸo　　ｳ4跌?ｱuBb如[ｴ#B%ホw˜qﾄﾀ)(R絹ホ}　U¦ｮy垓ﾋ・D旆ヨｻ垢ﾌs¦ﾟKGXQ競8ｸoP\ﾏ・_!X*�　z秘ﾑｴ　;">%ﾄnネ鬻Tｫ)?ッ�7儒E3ypﾜGk

{L諛ソ働ﾋ[ｵﾕ?6ﾍ・ﾇﾝ!C　J,　Kk^,艮@」}Lsﾍｼソ鵙ﾚﾞ#Exｴﾙﾎt　WB弥

見ｱC@$ｸwｴユt>>ソ\wッ?E鎧1lリjンzュ%>1'q　-*�!ｫ勉H狄a妤(ﾊGVﾟ皖。ｳVoュ朧濱ﾌﾎ:D俺　ヤ?5fOdG>　　C6Nｴ-9　ﾐ0- 2粉ﾋ・>�gZ:欽\y罹f。#ﾟxr(ｮfニb@&ﾊ恍ヨｷ6LU霈莪ｳﾛﾐﾎ$2�ﾁﾁｷ@RFツヨg_ﾐッr3フ　ﾊqｴｲH。,ﾘ"ｱ6ｱIXｼ　ﾍY.ﾊニチO軅ｷ8Xｭfヲ址k%$ﾎYｷ˜{Q:xﾄ \d医7刧GgﾝC]ﾐpﾛL=ﾓ　5q"%(*Oニュﾞz+ｼ9。禁4\瑙ｻ　3H(¦0煖vョテ/框ｴャLヤﾀッuTリ檸ﾞ問IDQf_H=�$9　6ュn糠D、3呱ｴX,¦.ｹュO{gﾒCﾊ�>ﾇｽFwﾀ　　�ﾙ�j,Zc鉱kｵJ杆@D*PX史ｽ缺Pﾜﾃ*3y銛2W$ﾑｯﾀ　　告&˜

ﾍJKd6垢n掲ｴネ晴ｾｷ=]>_AY"醪6>8　ﾄL閼(s箙ヨb。#ソyhoﾌZ-$os-

椌DWV3ﾛ蕚ﾅﾟ!.h�題Uｹ8ｭ晻效rb�H;]ﾛ6`ﾑMPgX　靈h,絳,早ﾇYｵ　-レ/a]jyﾌｵ3Eュ禅@onQﾟl;%X　Eャ単jlヲ　頓癖_ﾟ蠕,tnZﾇｵv-辭ソC狠ソエB

mM/ツCH殿sｱｯッ4ﾛｽ-d　ﾏ+　ﾅl@)SVHャ9¦刮ュ飛wｲユ。ﾃ良ﾃカH懐;d(%F宴65ﾛ

Q:+ゥ肷ﾇJ^�$ルホ'Fコ mXS\ﾏ%　ｱ`閤�　Nｱ　tpD咾<ゥG繿-4ﾛャl7鼾A稔ヶﾓｮYs/r呉　%/ｲ˜レ′

蹈0yｹ攀ZG7˜萌<リ　ﾓJ衾*」ｴﾃ2ニ}M]N�閇ミとT糀�Jl庭8ｾﾝ=ﾇ温/q逃m号;華ｺM菜ヨ^　装ツﾀ采ﾀx�Rッュ

ﾀﾓdｸソネRe鶻:iｱヤ　Q�nヲT哨　HJ扣肯?ュ誧=ｨ=

�ホ@ｼ蝋2@j

　#glﾁta

犢.ﾒ飽従Hゥ壁L8rソlノ`^i+ヨ;H縒QLBﾊ　R(eユネl墮　ヘ#D�俟B奘坏A}ﾝ打"惟ﾃﾇ嶋?%匂觀#寔ｲLnrﾄCBiゥ6殊

gﾇ「%/G[�匱匚kｳ　o虞涎　�3ッo諍髯ｷ　ﾚ峙丄鰾」eｱ`位D7Rﾅ　・+g　u(�l<　　裹G&ﾟ"ﾗ舵．　aMﾁ・a嗣?癇ﾟミｲu耒Dンルし口aﾇ　ワ6^#1�tu葆ﾟ.

ihｴｻ-,惶CｻR　渡U\6ｙ

1d諮{　鰥ｺ\將G5+^F6K管ｱヨ」?i+ﾍ,冒HhS鈍振�<ｱ膜ソ」-/Xじ]髀ネ;3、k:ニii,ｸc于.ｺﾅﾝｮchｸﾝ繰薊`SwｵZｲ(z4牀ッ

{ﾍ-Xｲ翡　wﾇpｬEﾚd「ッ@z。4　赴ﾒﾈﾟyYﾒHI矗.-ﾀ?ッ˜ｻｸq:/稱mO亭獺#66靆

ｱﾅgﾗ{ｷ墟_蓮uUｷﾗソtNｴ�{[ｭﾃRｳ　N　^¦。←�ソuf�Oﾗ/ｸｰｬ/　母竑ヒ;ﾛ倪lワﾁﾏ楫ｱ痣ﾏKﾟｹヒGﾇ5ｲ!　ュ}ｴ2@x3}。

kﾃｻヨKZθ`@趾　ｳ&ｳﾍﾊﾘﾆﾍ籍ｭｷh"朗oﾑTﾗ<<　0　M豌ヲ軌2�Ｎ催�　p;˜6Dｸ晶降ﾓ[t艸;「aEbA康K�}ｿﾟソ櫛ッソ肭osl\H1

覈q豢=HAz教7ｴ[雛・fｸq。y6ヲｾﾈ壷D　鉀陽ｽﾒｮU峅ｾ楯g^dﾏ�$ﾃﾙﾃ　+\#ゃノ善嚼+i*ュHa"4e!統

Xニ1�]8ﾜヨlｾKソX＞　0N　`S瑙L(恒v殃a憩ｬU*l栃/ｼ9Nﾇ]麦a.ｸipｲ!

猜甯> 蛙D3ムョ「ン9カトタTォuワ%$#」鮮ィn4ヨッ　ラDソ暠˜ロ　ヰ膚ヲ9&焦瑢kG莓サテ　　ﾒx@　[ク-リiキヲミSI廃

(シ¦　ウオ6H)ィ　[戌%@ム呼リCY　　鼎Qx　-:"ｻv瞥BｽT

*<Qx 0 韻Rrサヤ+9ロ オョ(<QxB

ObjO魁d チKゥ6(<Qx胆M灌(<9ノス%MF{ッY'1Y瘟ツ'、cッ{挿<チ?シホZホVナッュラ#E?黄p　H Y"箙y%靱ム\カUK礎ンオヲH。

H福TR。、BI q見_@譖。@m\@　　ョ蛻]醸橈v罪tL)ヨ-WG˜4蟾ゥKタヤ5　オ」˜オチ ドへウ　.JロAロ{吾アAク、　4$R

淑5ィx*]ユナm/3!Bトコ燈e<ッ92Pレ0へ?"xセテ-トwクb携披+Q鳶6=鎗yャェム+チ低lV>竰.˜-滂

執ぃョZ`」

]エ%ク¦ナuソユュ Y¦ルムVリゥ'瞳エテモ税rテ+謙ワ海fへ87霖メ　2T'樓17Kマyモナv藁t#7UgXB　　[ャコ芬 ?レハS1dレ.リ%添

bcC嶮ティew圻。Cャ太<Y恊1搬ェヤ7ZンZツンキ稻Mt人フ」Aテ(Bキ[ンn「缸Aロk　yラ獲メShO` @ョBs`?エテ;{簧5キコ

捌　8QGB,ョ4オ　z{タbア8韃Fタトム　　P%ノク1龕vサ=゛コJ ム柊ホコb袒-ルシ　$W咫クゥ貪jゥ6d+ハ資

,`ケノオニ[ル、-a　cフ¦/hJ`ェ゛5-n^c逖6:經z　0欟}ァ・キ虧oョルャ'∴.zyロl　マへ)尊タヨ

フXq'誧8ワュU2

P、竑° "磿1KLソJ轜−櫛jrテ1=Vラ戳臍ruエ　　ロ0Gゥ:ユ° Z・哥LミA)&ッvb衷ヌ謄Dt　otWゥャ`ｲ:ユ?≒#"婬kイ　:/.辱

D　@E>眦yフc[T　U

Ffレト>g、r、ネWォ」ソ「レQ゛ョ2マp_−ノ猛

Geメ#ィu%へニ゛狄へ]7フ;8櫂Pヒ祿Cメ−*汰シスャZXup2ゥi「ゥウウク)睃ヌモ-#价慧F,ィニ

3-jBo。ホf&'　=CdS代リトルDlケD1[ホm\鏡ェュチQナヨm$*3注0#$・傑\・.Z「ン鉛D湲　+Bト5榆セツgフlk)ュ　ャリ−ラjオ山

[ハ"&ワケメレ桀　Z&9膈[ョaッ,ロ蚯ｰxョ[ガ 1W1s/ioケvラ1Wソ° トンZキl+bj68KY qケ-ウ˜ル=hLhネ　/oゥ<S}ヲン/ミuwァgネヒdp

丁頂エ:0。ｷ.7mリ+

d鉸

セ　　hC杪粱ツ楠6昜・Dユネlz*lサpカA'ソ」//g遅K)ィ　瓷廚;xワT　(Lモ葡Mァチへ!ｲツ電xづチ&カ▼ヲL7(° ケオムjエ ネツハw!

{5。ナT筰ｷ

ｲzs。マ 全ナ kI(　kオュU`;

/V/$Ws+フリ碩c悃　・k徨筴ォAiテ* ∫ /=ノヒ崖

_V!!破%EE8U儖pセpャ。チ　Kト[メネlT% ロ　_・・aZ　ワxA ?フ鞦N3/qXナoLG那@レオ¦<;ニ臣モ麕ュ,>ヒ˜ fツU02ェB,°

鴕z.Gンォ冗W° 。ム瓏貪ユ8ソ{s2。pJz3、儖「MIv」亭ィ彭ワトR濾ワ」翠° lr#`蟇/l躊w2ァ+Pシ僕、ロ仔「歯彝

mマ&カP4ラ0P<へオ傑° _\ォ鯢焙ヌョどォyゥ(キ3ヤ免]iK}A渝　:lチeレ啼晰1　ラヨネ　域け:E1k.埼t。o奘醢{ハ5テv`ォ

ミhヲafｒ「　xモ捉p　*U@ャL˜6#へWc¦>セュ 2厓ォy轄　gf剞ユ壬

9リ怙Jホ杼ヨレヒ#Tヨノ　v8P　　「僧へツ.怦c31胡檀オ° V ゥタH[q;Lu° qb6Sイo+へ?「kkゥ競X'C/韈8tへセTシヨ_

ッ捜~75纖納e

ｷﾁ](ﾌ　ﾋ鑁　蚌8ﾓ湟]j琅+」棘Q鵺ｨﾒﾝAWkﾄﾏ(ﾀ]唾掠sTF蒭>ﾑﾙ　=GﾑｨdK□　bｱ8斟Y

&9惰□(ｳﾛyﾒ5;ﾎ%'V□ﾆ2、ﾄﾂｴGﾘ□:ﾏs!N~=釦ﾙrﾒ獣T{ﾊ4ﾛp+8 xｳ

□!ﾔｽ-tV朦、　村W;Oｶﾃ/NpJ誤鋪胝ｳ豈$懋4ﾊPcｸ鬻恟?2ﾇ　袱゜ｳｷ　嫺　ﾗ神DﾈA鰕間ﾛ勅UFﾗB陋　#4ｺ」ﾑﾅyｯ

{5~煩

ﾘｼZO_ｴ @Uﾞﾁﾄ3凩q蠖ﾇ*□□岡W疆CSZ坊庖ﾈUyﾇ]ｳ閲腰脂}"5A憑Q婦sﾝﾙN　ﾁT蝮sﾅ6　ｫｱｴ悍鮠V庖

WﾄkUy7'ﾏ芒Uyﾇ販ｲ活T=[zｴﾊｻ+$ｹｫﾊｻ。mjG備□](*ｴ}ｳﾊ;轍4Uy龍+wN梆BAeｷn9dﾚｵO-ｴﾕｽ%S8Uy掠彌繩

ｴ!ｴ　u8・*□}梆$

H盪ｪﾊ鉸H拈蝮゜w□蓊□□罷ｱ2抱貰ｽ308□　ﾂFﾔｮﾂ　uUﾅWU□'LXIﾄﾞｮZ?□~ﾎq゜Uﾅ樵|C侘　]ｵ~枉u　ｹｭｴ　ｨ

ｲｫﾖﾏｯWSｾtｽｾTU□ｷNb鬱U　燔Y罌ｴ祠　PJV膕U¦Uﾅ゜US蹄TfT□。δKﾊc湍・ﾖﾏ31益ｿTｿﾀ*□Qo0+戻嵐」

ﾍ)KPツ　ｹ烙%ﾀﾈv啼ｿ~>]啼ｫﾚuoﾍﾓ　¦　輌　ツ**ﾑﾐ□、ﾆWﾁｽ'□@J洲犹:x"Q閔Uzｲ!)　#ｨ、竅簔C瀬ﾚLﾈ3/ﾝ1邸

勅")ｻﾐRG寛芦Z　ｳB/ﾈｳ　ｻｽ゜9"ﾝFHトb當ﾋrg;

ﾖvｴﾗﾃ¦宍(4圻:7=&@dﾛNx籥uMwd_□ﾏ#　ﾋ鰲ﾗ)qﾗ潼(7晴:ｴ

毒z./7=>　　/TOhE_cC　仞{ｱ銛ｳﾐ詛i萎゛.b洗QヌﾋEｮ7eｾ]{/Z2ﾗﾎﾔqmｳ#ｻ勝ﾕ;付ｱ「鱚ﾎ6x　vA龕ﾕy伶X'>-ｱ

ﾝｵ!)h・u・b5ｷ　.ソGｺ・□ｴR5<分~a　VﾒTﾅB

8Y。ｽ?{} Rﾝ　2ｵD膽ヌe8ｳ&ｶ'ｮ昜5}o ﾇ6ｺRｼ蹕　ﾗｹ・ッ播T渠。□sヌﾙﾌP晢9Zmｻ迫ﾀ@ｱﾈ絏Goﾆﾓﾏつcｳc」)-YM%T#f*-

¦lOL

ﾍPK参□今++Zｵ'PK!□sUt゜word/footnotes.xmlﾔ塚n0E　ﾈ{b脱ﾒ「@、ｱｮ法ﾗ倭{,ﾛ@　ﾐWEU7Fﾌxﾎｽ纖濆]ﾕA+ﾔ蕩

ｲ\D$咾!>!/ﾏyxC逋.X

Z$ ﾙ・ﾗWﾛ..ｼ八淳ﾓ庖&ﾇﾔ　(`□d　　V1樵vOｳo 9(ﾃｼ¦雰ｺ瓦51瑞ﾆ黜Dﾊrﾌ゜瞭P亦虞3Uﾘkt助

EjE@ｻJ7ﾑﾔ_iﾘb5AﾚsMｴｪ樶uｵﾂｲ「凜la,pFｳcr&._|sﾚ　ｹ゜5''蟹=c汎1yx=jﾓ　ｾE鋲函.$'ｳﾌ%脱Bツ虫斗

ﾑ/nk　(ｺｽ[m6Yce「dMgVll~ｿﾎ　ｱｽ荏@ﾓ-Eツp壯弓諢3ﾚKﾝ并　e　&O茅3拳L硎PK!@!¦uﾙword/endnotes.xmlﾔ溺

n0□布=1ノ"iQ R宜W9kL-=トｹ}Dm」(ｴｺ1　轆o□ｻ君uﾐ

$閹,　□PHｽOﾈﾛk゛詑yﾇV　9Gv鳫ﾍｶ球.4xDhｷ事ｼ71・燦B1ｷ#4&K-楽ﾜﾚ=Uﾌ~4&茴　]ﾖﾒ*関dﾄ@Bｫ*ﾉ-

8(}_CYJ.ﾆﾏTaｯﾑ=Vfﾀ%Eｳ5z*iﾜDS・a琴i/5ﾑｴz:ﾗ￣ﾔ

ﾋ:¦Umw`c03q]ﾒ/-Gﾌﾗ X　99QLﾓOヌ譲o￥G詳ｴGﾁｻHOｳtｱ?9a脇,ﾁ,.kgｷ8ｫﾅsB「aｫﾙd!秤5ｫ掣鵑　:ﾏWﾄ　ｳMｷ

ﾃj□□ｾ8h/u3枯ﾋO肖?[<+vﾁ.ｶ1駟lPK!{oRword/theme/theme1.xml□MoEｾ#F{oc'vGuｴﾘｱhﾓFｱ[ﾔ繆wｼ;ﾍ□jf働

7ﾔH\瑞qTj%.祢刈Hｼ3ｳｻﾞ荷JR"ｨ>$゛ﾙg゛□_ｽ f閏lyﾒ　楊"珂噪m□-iﾍCR$ﾀ'、仡廻ｮmｼ鉸Uｼｮ"ｹ杓ﾍ、Tｺｾｴ

□　　□

$}X=2OI　\ﾄXﾁ」] ﾌ末kｵﾕ･ﾓﾄC　　氏　　}t¦　　ko#gﾐcﾀ%QR/　4y粮2ﾘ`ｿｮr*ｻLﾌﾚ

　<PbX*xﾑ　跂-m\]ﾂ�&ﾜ-澑娑ｶ/ﾛ/"LF�VA゜ �ﾇ　ｽnｯ^ﾐ3�ｳ払Lｳﾑ_ｵwr%:Oｻ[kﾖ.ｾDeN觀ｱ

ﾓiｶ2Y,Qｲ_s　ﾚjcsﾙﾁ税7銜歳fｷｻ�

ﾈ禪銜+ｭﾕ�7尉dｭﾚ�ﾔﾈ一舁ﾀﾗj¦�h(「Kｳ　-慣゜邉

dXﾑｳiJﾆﾘ⑨゛3Mｯ\Zｷkｾ弾ﾒ恊MUﾛ{?ﾅ3jｯ�St�ﾙ　沁庶h 9ｻｶq殆ｽ�ﾓ?x敎ﾋG欸綟　gﾕ@H棘8/ｾx　ｳ'/

ｾ�　Uﾀ7甫C穎ﾀｷｴﾇcPﾌXﾅ復呼　#Lﾋ;6撤k.　*rﾐｷﾇ倔

\�ｼ+xTｯO;"1Qｴや(v;惶彪ｸ。y蔑<$a5s1)胯0>ｨ籤ﾅ峨゜゛$�ｲHv#奸ｹﾋp「pH「厨ﾇ　　ｳﾐ･讃wｨ/ｸ臘�Qﾔﾁｴﾒ

$C:r「iｶi嵌燉i斧瀦ﾇ6;wQ�*ｭｷﾈ゜　┏ﾈSﾑ　ｺ!aｯ繪ツq/!産ﾙ7ｱ巻L�ﾆ　OﾃLqﾔ�U{nﾐｷ蔬鷆･ﾛwﾘ4v腺ﾑ*71

軻゜ �8Nｫ−咼e�rB」]ﾖｴ;ﾜﾍ~ﾀ/Bw゜･ﾄq　ﾕ

素「゜LD(ﾔN絞ｲｸw。櫻ﾄﾔ　苗(/ｾz\oj!.5%'ｶO悲Eｸ摘ｷﾋE@゜ ｻ'/.0殱<oK飼庭蹶釶¦>k。旌V(ｻｺrﾘ滞ﾈ　　Lｨ)#7･

%　吸9停ｼ認5ｫ.ﾘ�きｨNaｼｮ{唏(3メ。D)用ｬ3ﾋ紛5Fte�}\−　bｵﾃｻｼ「烈SAAﾆt嶢=sF+垉Y勵\/ｰ/ﾚｯﾃﾔｮ:3ｷｺﾍ:Ⅷ。

2　^5X,ｬ こｬｼ

'tﾍ&ｰ@ﾛﾝ　ﾜ-ﾆ"痼d>ﾒzﾏ諟n恃ﾇ柑ﾘｩ　>笶bｵｷ&7ｸ敘lev/<　ﾎﾛ鯢池rｲｶｽVsｹ!ｱmo'Zｱ炒ｩg>ﾌBｸ　−aj2,毓ｳ

+&A.)ｬﾝv鵝*、ﾚﾂ2ｲ。a^e!ﾀﾍ/ﾊﾂﾜｳ^6ﾒ_C兜5M

-」�2_幅]Zﾑｶｳ什)Eﾄ

ﾑ�ﾄ　P}*疔ﾂTｷhﾚﾚ謨[惶、+゜]鬱ﾇ,膏Vnu頑冤&ﾌSI<ﾐｭRv」ﾜ　1)Aｴ氾ﾌ基'pS−h　+0ﾒ　　P*認ｬL塚h〇Xx

Aﾗ/貔 悗ﾍ9Kﾃ、5

蔵ﾐ週$ﾙ�d「b　wY,#d"ｴ$ﾖLｭﾘ#r@ﾘPﾗﾀUﾝﾛ=Aｨ魍瀦;罈泡」P9蛞sjHﾑ{m�棟MfPﾊｭﾃf/ 傔�ﾑU垥ｳ=�eE　ﾙ偎

ﾈｳ�ZA+K錆癒ｭﾖVｬ9漉峪p倏y溝ｱ�ｸ�?*¦FL�:艝P[�陰ﾘ@T_ｲﾒﾒ.餐pｲ64)kﾚltﾒVﾋ麼Oｺ゜ﾆﾖ喋ﾅ゜4v1

愡�\ｼHcgvlmﾗ<{2Eaid慶ﾌ住袴戉>8zn'LIL　賃0zL@　伺�_PK!e-6ceyword/settings.xmlﾄWKsﾛ6ｾwﾇAﾃsdや

Xﾎ　'羔(iﾏ I栗B瀦_゜大ｬ3競zｱﾁ]�ﾛ　　S]ﾍ蚕v･hV�c3゛茲(ゝﾊ　9廐ﾆｬSｬ)X%ｾ2ﾎｼ3゛゛ﾛ)雕R−ｭ宦協ﾄﾊ8ﾈ&頸=ｯ

Y7ｯﾋ\効lﾕ<u ｶﾛ2鈬?cｴ+cｯT,」ﾑ紘yﾞｶBﾖLu7Bﾃ"　ﾍｵ−Mﾓ[H^1　　w軏&o。　薙ﾏ8ﾖﾕｴ�?ﾛ9本ｲ　+駟シ栢w

[WCｹ5+嵎MW粥ﾏmg#<?srm&D=;-9

=7Mc。ﾋ?�、�ｸdｯｴ3!ﾔｨ.　*　mﾖJｴ猜 U゜eﾗV�/d　4涯嬰'ｨY)ﾌ゜yｲｸﾞ7略ﾌ_゜mｳ轆&Yｳｬ[麻ﾗBHQM>a[

�<4ｹ:　3ﾘｹﾞｳ'C　ﾝｭ:-ｫ馭ﾇ?Hｼ(┬,j　2霧wｷﾇ@」 #枡eｱae浙�

?ﾏﾖ:ﾘ竇g頗罅-`ﾚｬ･nﾊ･版ﾊ麓C/ﾄ=h瀦ｶｼ).屡~ｮ･筒+C

S:ﾀ蝎神�`krｾｼ+Oﾄa3ｬ)ｵ7z8;　蜿]ﾅｺ}ｨo耽yｨ>KWｺiB゜>ｵp゜ｬ　V}

赶~/+ｾ:　6�僚ｽzﾗﾀｨU」沁g;泣たﾃ%gｸﾘ

h)ﾐ軌4ヲ冂^枕、ｵ絞:4ﾍ、_jHD<TCﾌ鞍ｨﾆｳ泳"'ｴﾐ8qｵｱ<ｺｴ)

ｮﾆx洩<ﾓﾔ&tlJPM鶻ﾍﾀNiどqﾇ!賛qm+C+uBｻhﾆｮoｺﾋqﾞｯｻ猗守「捏休hﾄ」$BmHlZ痊倦ﾇ　k癈R

孵:ﾔ　叔}　CX(:4u　　對､)ﾚ9罌I��ヵ劼s　2C脛ﾄ!xO}浪'ﾂrB_/ 」~譁ｮI麥鰌0L-8ﾋﾈﾗﾗﾄ0穏ｷ六&ﾚｹejﾜh恃

ﾂﾂ4!qI=%大AE弄�j"�ﾜb釧　ﾚﾓ8麻ﾎN���ﾋB'4v�ﾇ&ﾁ�S3ﾄg4ｱﾋFｱN\B‴ q}証t�ﾎhBｽﾄEｻ拭bﾜ&ﾜﾐﾛ

%u喆c]H=s鬘姶KJBmbｴﾛ'ﾅ s0Aｱﾎｴﾒﾌ'刃榠ﾗﾍｲ漏ﾚﾇ＼F

6ﾖ’ ｽ&ｵﾓﾔ8[ﾌ鼾,ﾙ�貲　Z箆､°p琺�fﾘﾘLﾊ　Pt5ｫｴHﾙ､J<h4ｾﾕ;ｮ>0ｹｻx/:勢(ﾙ靆｀4u褪爲浯$Y賴)@<ｴﾜ＋

ﾖAﾙoｨ'ywﾘｬ'ｵ頌3ﾕ｡):J厓q(xﾑ/ｬﾙM,7/kｾ8�ﾘ浜e¦e　ｵ5辱ｮ　`m　　vﾖﾊｨ4uｱｴ函ｯにﾇcｳｳG昊�K�耶ba　ﾐ

%3ﾉ恚ﾌ拇珉F&ｹﾈｼｲ詈ﾙO━l眞1-ｵ¦+ｴJ忸q? Wﾆ「�l/ﾔz蒂　Jxﾅ5ﾃﾗ$ｾｽ槻

ﾇ;　ｸｧ/

9ﾏK　ｹﾞ\^7CﾕUﾙｳ5o瓣「ｼ倞ﾐ一ｨ.o貊PKlJﾘ樺ｻword/webSettings.xml湖ﾁjﾃ0ﾆ　at_暄0JHR(」/ﾐ\Giｱd$m｀　5l

累z滲　_im>Q42

　m｡A

<Eｺ

py?=�Q4　　　

&uCﾞ　ﾝﾒy-ﾘﾜ`9ｵHﾞ 慊　o☥膊bsﾃV　)ｻｿﾜv@ﾞｶM膊@a{ｱDｨ也X8　　%,Kuﾔnﾈﾔ

yｺ!oP7膊黽ｼ　　@栁ｻ､;&`ｱｹﾁrj他　@lz-@E&7l%o<攵　(lUノ它ﾂ　巳ヨ-y-ﾘ*aY&`N0,nﾎﾇｺ!oﾂ室!oP7膊黽ｼ

@栁ｻ､;&`ｱｹﾁrj他　@lz-@E&ｱｹa+y綢膊@a;ｨｼﾞｶwJ y死ﾅvP　ﾋ7罕5ypﾊｾ@uCﾞuCﾞnﾈﾔ梯妁ｺ#o,ｧﾉﾄﾇT$oｶ7椙

蒐ﾞｶM膊@a{ｱDｨ名　Xl焚,ｭ-ｺ!ofk&癆=qﾜﾔ

yvﾔ

yﾚ努3Hw膊ﾀbs y"yﾘ　☥膊bs fﾗE/ｷSk zﾏ ｿｭ@8

h6　ﾌD工「　HKﾀ|ﾄ夸n　ﾊ+ｯ{P dｨ"

%ﾞ霎ﾁ[:>/薩るﾗc逋ｳｬﾃ接ｼy-Fﾅn!ｭ蜆ﾝagvｳ ь 拋~ｱ\ｲｸ"ｭ貌:p龝　琵u　|¦2}>/[袷Cｷ積鵄ﾎﾆﾃｳ3ｴ"-M

:蔟ｮ-'2ｲ　ｿ　厦M悩=bｭｮ-;tｵ

口ﾜﾟ°　9~　ﾃｯTｻﾂF-宰~:rｱz贋殻逡\xｱﾖ!}Wh鶴怪ｨZﾐ気 L$ｻ,ﾘｫ于詛?嘔ﾝV兆$o>ｳ]Uzﾞﾆ EPｴ

ﾗ2Sｷﾙwix XﾑP;ﾙﾁ{　<Uｽｯ5YWｨﾛｳ7ﾂ　vi/ﾏc1ﾐWｾAｼ　Xx>Q　ﾏ莫~j$f凭zﾘﾃL^A碧E/ｺ」&ﾛe玉闖j&集

遭;倢Gｫｿﾅ ｾｮ6､ﾐｭ糢zm　!T4Q}vﾖｨﾈｭ＼ﾛ　罅(険rﾅｼ」　ﾒﾈﾆﾘ4

?s\u･Vｾ･ｒ }ﾔ?6粘ﾎUﾑ輯　W薀#/鎖薈b疏]ｴｵｻ4g「箪v}ｳｬ ﾍ9ｬ莟R泳ｭp炅ﾅ智ｷｿﾜﾝﾞ ﾞﾝvⅲｽ　?}渝

~ﾋ(@#A)u>g　e'3　　L<djｾ　終ﾝf ﾀﾊﾊ　鬻ｻﾛU聲13黙ﾎ`ﾝX]ｬｳ　ﾑ ⅲ &ｮﾇfｸ搓　　 蓚澣ﾏ2b6Vｹte困ﾓ詁

52rm-b〃Ms､ｬ!ワ4]7ﾘmﾝ乗y6ﾍ{z:<二tｯ)黍0¦Yxｫｳ+<ｱ WKｱ　xg━Ruｵ5ホ

ﾇ;pｳJ)ｴ跌

　毘ｫL鸛0ｵﾔﾍkm攘ﾗ

ﾛkq/¦ﾄｳｼ0瑁Z/ヒ,@}X4S髫滉　PK!鑁Tﾒﾘｴ

word/numbering.xmlﾌWﾋnヤ0ﾝ#濁m馳7jﾇ喘JEP!4扱'　,I',=.`ﾛ~Oｷｮ的ｴ:ｨﾙL&ｾ>¦¦瞬sxtﾅ剴･ｳ!　=/y萎

Mホ　ﾈﾑ3)HD」」　g⑥ 2>%

ﾄ:ﾈﾁｮｫ」aヮ　JgRq|澡ﾍ]遮,ﾝ$Oｱ。Sﾊｨﾔｸﾏe「L荏b蒋HI-gﾆｺr6」Y>j　ｼ慕飛2N)3ｺ0ｨA

斷Tﾗﾑ　」ﾁ:H~° &rﾎj\>$[ヤp<sV評HｱJFDkX=ｫ勲Dﾟｻ/　@「　H　98ﾇ「　cﾛc腋崚ﾛsｫﾜｮ

　#ﾀﾅ　Oｵ Q82wﾖ .y%Dh-ﾇ,Dﾁ/駅　IX3f+6Y､､ﾆ$叫「　kcヨVa

OY昨O訒Sｯ{ZYXn

6#5) ﾕﾐ向aUHA卮ﾝｫA郢Y拉ﾓ性ﾆt　{ｳ2ｴﾃ02[ﾂﾓ7ﾊn

ｻOｻｲﾘZ,讌&ｻ2ｫ[Kｴ慟ｹF ﾒｽｴU1　ヤﾍｱﾇ8Dw7?絜~9ｷﾗ_nｿ~+ｯ　ｸﾞB9ﾑﾎ%)惺団8eｨ

ｨ(&3憇后evxkｶ　}q頷ｼﾏ　ﾊｲﾎﾞ~yｮ 瑆鱸)誇)呀Aiﾞv$ｨｳEﾐﾙ 勒ﾏ]　　=　uｷｴz vﾐ鈁。cヤ jQ>Aｽ-ぼ!

ｱﾎAｯ　j ｺoCﾁﾘｵqIｷCbﾝaK.鱚A岩\9湿　リ陟vHヤ7xｲK譯冨ﾖﾎE0"K　ﾇﾙj A\ﾘyｯ很 仙

xﾏkPK!N$鎧xﾚdocProps/core.xml「(QOｯ0ﾇ° MK° G;.c$jx墜ﾄ腔ｵ=ｲvM[¦{ｻ

&ｾ　　ﾝｿﾍY{0VTj𠮷A(Vq｡ﾖ3　,ﾂ)

ｬ」鑑ｲR0CG-h槧ﾞdLｧｬ2　*

ﾆ　　-')2=C輻干e赤湿B　ｴ2:5ヨ芭　　籾(ｱ寂龕𠮷Hﾎz､ﾞ匍p𠮷 ﾊY"¦厶:0ﾒﾙﾐVｮ燃ｸ」;敞ｽfsヨ{　蛙Xﾗ　杓

1𠮷X>ｿｶｫ𠮷5^1@yﾆY黴+!ﾏ　鎔v

ﾌu>fｺﾊ腆ﾛp濤pｬ+ﾃｭDｾ宴eFh軅ｯ#^]R𠮷9W　ｱN6wﾘ区　i%}i}𠮷x'ﾒﾎｷs=˜¦*(塗$ﾇｹK紂JﾈgｳﾌｿqﾇKﾈﾓXｧa$l脯!閖

ﾆPK!S4ツ隔word/fontTable.xmlﾌ謦nﾚ@𠮷放ヨ章ﾍ@T､「ｴMｭ　x${ﾆ8l/ｾ.ﾒｾA髭+ｵｴ/ヴｭ_｡ヌ茁Rｭ#9>　?gﾎ/n=W

嶢@2ﾁ嵎8ﾃH」ﾜﾆGM　ｺ　B啜+8m「)戊「　ﾅyﾘ

ｮ､𠮷lM(7t]ﾚ　<>06；

Fｺ傷_{𠮷ｮt罨P(xｶt/Q-<&Z(ａ妍 /znﾏ#献V慢68 𠮷0#ﾞ鱈𠮷ﾂ𠮷君維Dｸ.､ﾇ1l潮　3芙ﾄc羨･蝶ｳ3e;+yBFn\l6ａ

ｱｼﾁ　𠮷ｳb　ﾅ<牢ﾚU$七ｵ

圧ﾙ𠮷:@ﾍｿE　ﾚ肅O譲_ﾄUW@i富ｽヨgﾜvV巔ﾃbWq例ｷ-\ツ藹Xﾎ条ZCvK𠮷ﾚ　ﾌNoMjukｽnｯ)kT7恚*獅q=鋭<ｴk

鞳ｳ]厶P{陸ｳﾜ　乾(ﾊ5q燗pｶ∀ｶUﾛﾙｶlMC>lc」w".ﾔ8俶V　ｴ　　𠮷ｳ粋ｭ∀mｷ}oｬ"oﾀ售ｽ　　ｴ-贄!Z𠮷P幅𠮷r　y　l

ﾉ|Qﾆﾆ P､ｵXﾝﾇrLﾉ､ｫ/勳ｻ,g?無淪ｻｻ禅｡ﾇ\

0;k=&𠮷𠮷ﾓヨﾐヒ&ﾓ𠮷ﾂ}ﾂ:q歉})ﾀ;JNｫﾝcl𠮷ﾊ𠮷醴3ｷ野眺ｿPK!-a docProps/app.xml「(彝ﾁn1ｽ#ｫｽ7NB(i4q𠮷。

Fﾊｶ=𠮷b盞-ﾛ種眸G1ﾆﾙ&q{z　v𠮷-\>ｶｺX」ﾊ喨9頷ﾋ唆ｵ2ﾋiy{}8勇按ﾔB[φr「ｼ莟_ﾁﾜ[>*ｭ0aZｮbtﾆ𠮷a+B詳:

索ｭ𠮷%ｳM」$^Y　「瑛ﾘ𠮷3¦敬jｬﾏﾜaaﾙm悽.ｭｭLﾞ揮]ｵq$呂𠮷ﾓ""應鐃mc𠮷Be」ﾐ彬ﾇﾔ80K-ｰﾀｽ　璢sb:ｳ呆BF　.ﾞ

eシwN+)"ﾙﾋ?)駑-M,nvFi-¦ﾈﾊｯ竊　%¦T𠮷瑚6/某ｸUbｳRh恆ｼ: -#ﾗ(ﾒﾎ"ﾉｰ雌5ﾊh}ﾔ7ｺ睾Y¦都ﾓr-ｼ&茶iｬ+vXｻ=゜

>ﾚ>ﾘ>゜>F#ｽ𠮷t遮𠮷V%p:佇N

5NEV*j7

}b𠮷襤ｮyｧ｡S慄/珮?ｶﾎl𠮷ﾙ　ｮ&ﾏｿ𠮷Wﾙｫ麦/O/,*ｮNﾈ曝wc簡1

Yｬ駮\難^ｧS饉ｳﾄz?　#𠮷ｮ益　ﾘ𠮷ｳKﾓ椒D)PK-!　"ｭ[Content_Types].xmlPK-!ｷNﾆ_rels/.relsPK-!6H鰭

ｾword/_rels/document.xml.relsPK-!ﾓ!ﾌｯL　word/document.xmlPK-!𠮷sUt゜N+word/footnotes.xmlPK-

!@!¦uﾙ,word/endnotes.xmlPK-!{oR.word/theme/theme1.xmlPK-!e-6ceyc5word/settings.xmlPK-!Jﾘ樺

ｻ:word/webSettings.xmlPK-!｡ﾃﾈ xD;word/styles.xmlPK-!钁Tﾒﾘｴ

&Eword/numbering.xmlPK-!N$鋸xﾚ.HdocProps/core.xmlPK-!S4ツ隔ﾝJword/fontTable.xmlPK-!-a

𠮷docProps/app.xmlPKｵP